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Abstract
Voltage and current unbalance are major problems in distribution networks,
particularly with the integration of distributed generation systems. One way of
mitigating these issues is by injecting negative sequence current into the
distribution network using a Static Synchronous Compensator (STATCOM)
which normally also regulates the voltage and power factor. The benefits of
modularity and scalability offered by Modular Multilevel Cascaded Converters
(MMCC) make them suitable for STATCOM application.
A number of different types of MMCC may be used, classified according to
the sub-module circuit topology used. Their performance features and
operational ranges for unbalanced load compensation are evaluated and
quantified in this research.
This thesis investigates the use of both single star and single delta configured
five-level Flying Capacitor (FC) converter MMCC based STATCOMs for
unbalanced load compensation. A detailed study is carried out to compare
this type of sub-module with several other types namely: half bridge, 3-L H-
bridge and 3-L FC half bridge, and reveals the one best suited to STATCOM
operation. With the choice of 5-L FC H-bridge as the sub-module for
STATCOM operation, a detailed investigation is also performed to decide
which pulse width modulation technique is the best. This was based on the
assessment of total harmonic distortion, power loss, sub-module switch
utilization and natural balancing of inner flying capacitors. Two new
modulation techniques of swapped-carrier PWM (SC-PWM) along with phase
disposed and phase shifted PWM (PS-PWM) are analyzed under these four
performance metrics.
A novel contribution of this research is the development of a new space vector
modulation technique using an overlapping hexagon technique. This space
vector strategy offers benefits of eliminating control complexity and improving
waveform quality, unlike the case of multilevel space vector technique. The
simulation and experimental results show that this method provides superior
performance and is applicable for other MMCC sub-modules.
Another contribution is the analysis and quantification of operating ranges of
both single star and delta MMCCs in rating the cluster dc-link voltage (star)
and current (delta) for unbalanced load compensation. A novel method of
extending the operating capabilities of both configurations uses a third
harmonic injection method. An experimental investigation validates the
operating range extension compared to the pure sinusoidal zero sequence
- vii -
voltage and current injection. Also, the superiority of the single delta
configured MMCC for unbalanced loading compensation is validated.
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Chapter 1
Introduction
1.1 Background Literature
Recent decades have seen a tremendous growth in usage of electrical power
mainly resulting from industrialization and high population growth rate,
especially in developing countries. This has led to more installation of
conventional generating units utilizing fossil fuels and in turn increases
emission of greenhouse gases especially carbon dioxide, methane, and
nitrous oxide. These gases cause an increase in atmospheric temperature
which results in global warming and climate change. With the urgent need of
reducing these gases, clean and sustainable means of generating electricity
using renewable natural sources like wind and solar are now integrated into
distributed grid network as distributed generation systems (DGS). Also, the
integration of these DGS into the distribution network is encouraged by
the market de-regulation. These DGS provide benefits of reduced carbon
emission and increase total power capacity.
However, integrating these DGS results in the power network becoming more
complex and subject to disturbances. The latter is due to the fact that these
DGS are subject to weather conditions, unlike conventional generating
sources. With the utilization of electric vehicles and interconnection of several
electric grids, there is also the need for integrating AC grids with DC grids,
making the distribution network requiring bi-directional flow of power.
An important issue in a distribution network is the current imbalance and
voltage unbalance. The unbalanced load connected across the phases
results in current imbalance whilst unbalanced voltage is caused by fault
conditions across a distribution line and connection of large
single phase loads such as single phase traction drives and arc furnaces.
These conditions cause undesired effects of equipment malfunction, low
power factor and increased line losses. All these challenges pose a serious
concern about how the aging existing electrical grid will cope with these
issues.
A cost-effective solution is to establish a more efficient distribution network
with communication facilities which improve the control of power flow within
the distribution network (i.e. efficient management of electrical power
distribution and consumption). Therefore, power electronic devices are the
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electrical infrastructure required in achieving the efficient control of power flow.
Presently active research has been carried out on the use of Flexible AC
Transmission System (FACTs) [1-13] and High Voltage DC Systems [14-25]
in power flow control.
1.2 Flexible AC Transmission Systems
The growth of distributed generation systems increases the need for flexible
control of power flow in distribution networks, and may introduce transient
stability issues. Reactive power flow causing extra losses in distribution line
conductors is a long-standing problem that worsens as existing lines are
pushed to their capacity limits by increasing loading. Consequently,
controllable network devices known as Flexible AC Transmission Systems
(FACTs) are being increasingly installed at critical points to regulate the flow
of active and reactive powers in distribution networks. These controllable
network devices were initially phase-shifting transformers, fixed or mechanical
switched capacitors and inductors. With the demand for higher flexibility, the
first proposed devices were using series or parallel connected capacitors [26,
27] with Thyristors as the switching devices.
FACTs devices are generally classified into three groups namely;
1. First generation
 Thyristor Controlled Series Capacitor (TCSC)
 Static VAR Compensator (SVC)
2. Second generation
 Static Synchronous Series Compensator (SSSC)
 Static Compensator (STATCOM)
3. Third generation
 Unified power flow controller (UPFC)
It is important to note that both 1st and 2nd generation devices are either shunt
or series connected while the 3rd generation combines both series and shunt
devices together.
1.2.1 Thyristor Controlled Series Capacitor (TCSC)
This is a series connected device which regulates active power flow by varying
reactance of the transmission line impedance. These thyristor controlled
series reactors combine both capacitors and inductors as seen in Figure 1.1
(a).
- 3 -
This has been installed commercially at Kanawa River substation on a 345 kV
transmission line [28], Kayentta substation on a 230 kV transmission line.
Siemens and ABB still have these devices available for customers [29, 30].
Figure 1.0.1: Thyristor controlled series capacitor: (a) Thyristor controlled
reactor with fixed capacitors, (b) Variable reactance representation.
1.2.2 Static VAR Compensator (SVC)
This type of device is connected parallel to the grid lines. This generates or
absorbs reactive power to the line either to increase or decrease line voltage.
This is achieved either using thyristor controlled capacitor banks (TSCs) or
reactor banks (TCRs). The circuit representation
of an SVC using thyristor controlled reactors and a model representation
using susceptance Bn to represent reactance Xn are shown in Figure 1.2 (a)
and (b). The reactive power on the line can be controlled by varying
the susceptance Bn assuming the line resistance is negligible. This is also
used for reactive power compensation and oscillation damping.
The drawback of this technology is the calculation required in determining the
number of capacitors and inductors switched in or out at every time instant.
This was first commercially installed in 1970’s for stability improvement and
voltage control [31]. This device is still commercially provided by Siemens,
ABB and GE Grid [32-34].
Figure 1.0.2: Static VAR Compensator: (a) TCR with fixed capacitors, (b)
Variable susceptance representation [35].
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1.2.3 Static Synchronous Series Compensator (SSSC)
Voltage Source Converters have replaced Thyristor switched devices forming
the second generation FACTs devices. The SSSC uses power converter and
reactive elements in controlling the impedance of a transmission line. Similar
to TCSC, an SSSC is series connected to the transmission lines and regulates
active and reactive powers by varying the line impedance. The equivalent
model of SSSC, as shown in Figure 1.3, is a series connected VSC having
variable magnitude VC and phase angle θc. Their variations adjust the active
and reactive power flows through the line. The only practical applications of
SSSC are a laboratory investigation highlighting its various control schemes
[36-38]. Commercial applications are found as parts of UPFCs installed at Inez
substation [39] and Kangjin substation [40].
Figure 1.0.3: Static Synchronous Series Compensator equivalent circuit
model
1.2.4 Static Synchronous Compensator (STATCOM)
The STATCOM is a shunt connected type of the SSSC. This controls the flow
of reactive power to and from the line by regulating the converter voltage
magnitude and angle. This is applied in voltage regulation and power factor
correction. Figure 1.4 shows the equivalent circuit model of the STATCOM.
The first commercial STATCOM was installed by Kansai Electric power Co.
Inc. (KEPCO) and Mitsubishi Motors, Inverters in 1980 [41] which was using
force commutated thyristors and rated at 20 MVAR. Others are ±80 MVAR
STATCOM in Japan (1991) [42]; ±100 MVAR STATCOM at Sullivan
substation (1996) [43]; 8 MVA STATCOM at Rejsby Hede wind farm (1997)
[44]. Many more recent installations by different manufacturers are listed in
[45]. Since STATCOM device is the theme of the thesis, detailed discussions
will be given in section 1.4.
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Figure 1.0.4: STATCOM equivalent power circuit model.
1.2.5 Unified Power Flow Controller (UPFC)
This third generation FACTs device combines both shunt and series
connected devices in the second generation. The series connected controller
regulates the active or reactive power flows through the lines whilst the shunt
connected controller controls the reactive power flow of the line and maintains
the dc bus capacitor voltage to its nominal value [46-48]. The circuit diagram
of the UPFC is shown in Figure 1.5.
Figure 1.0.5: Unified Power Flow Controller [35].
1.3 Multilevel Converters
Multilevel converters offer an alternative means of realizing medium power
converters for STATCOM applications. This concept dates back to the mid
1970’s [49]. The multiple voltage levels from this type of converters are formed
by stacking extra switches through capacitors, clamping diodes or cascading
converter cells together. Considering a converter with a DC source voltage
VDC consisting of n stacked cells, each cell synthesizes only nth fraction of
VDC, which significantly reduces the voltage stress on the switches within each
cell. The synthesized output voltage waveform being multiple voltage levels
of the source voltage contains less harmonics and lower THD at a low
switching frequency. This results in little or no filter requirements. Although
with their benefits, multilevel converter still poses challenges of cost and
control complexity [50]. A brief review of the well-known types of multilevel
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converters namely Neutral point clamped (NPC) and the Flying Capacitor
Converter (FCC) has been presented in the literature [49-58] and a brief
summary is given below.
1.3.1 Neutral Point Converter (NPC)
This was proposed by Nabae et al in 1981 [59]. The NPC is also known as
multipoint clamped converter [60]. NPC has varies types and are classified
based on the voltage clamping methods, these include diode clamped, switch
clamped, bi-directional switch clamped [61], asymmetrical multi-point clamped
[62], diode capacitor clamped and mutual diode multi-point clamped [63]. The
most basic and used of NPCs is the five-level H-bridge diode clamped
configuration which synthesizes an output voltage having five distinctive
voltage levels: 0; +VDC/2; -VDC/2; +VDC; and –VDC. A five-level NPC converter
is shown in Figure 1.6.
Each leg of the converter consists of two complementary power switches
(Sa1:Sa3, Sa2:Sa4, Sb1:Sb3, Sb2:Sb4) which are clamped with diodes (Da1-Da2,
Db1-Db2). These diodes prevent voltage in one level from interfering with other
levels. It is important to note that switches S1 and S4 cannot be switched on
simultaneously to avoid over voltage. The capacitors C1 and C2 provide the
converter neutral point, hence the voltage across both capacitor must be kept
balanced to prevent distorted levels appearing in the converter output voltage.
Three operating states (1100, 0110, and 0011) and nine switch states exist
for this NPC.
Extending this converter for higher voltage levels, higher and uneven power
loss distribution appear across power devices especially clamping diodes.
Also, the DC link capacitor voltage balancing becomes difficult to meet [64-
66].
Figure 1.0.6: 5-level H-bridge Neutral Point Clamped Converter [35].
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1.3.2 Flying Capacitor Converter
Meynard and Foch in 1992 proposed the Flying Capacitor (FC) multilevel
Converter [54]. This is also known as the capacitor clamped or floating
Capacitor Converter. This topology is comparable to NPC with the exception
of clamping diodes replaced by capacitors. The application of the floating
capacitor converter is well known [51, 52]. This topology is less applicable in
industrial application because;
 Higher switching frequencies greater than 1 kHz is required for its
capacitor voltages to be maintained at their rated value.
 The circuit is bulky and more expensive due to the high number of
capacitors required.
However, this converter offers more redundant switch states compared to
NPC. This aids switching stress to be shared among the devices.
Figure 1.7 shows a full bridge 5-level FC converter. This synthesizes five
distinct voltage levels of 0; +VDC/2; -VDC/2; +VDC; and –VDC. The flying
capacitors (Ca and Cb) are rated VDC/2. Each leg of the converter has two
complementary switching pair S1:S4, S2:S3. There are four operating states
(1100, 1010, 0101, and 0011) with 16 switch states in total for this converter.
Figure 1.0.7: 5-level full bridge Flying Capacitor Converter[35].
1.3.3 Modular Multilevel Cascaded Converters
One challenge of the multilevel converter topology is the complex control
technique required when the converter is configured for higher voltage levels
and this, in turn, makes it bulky. Also, failure of a particular part either switch
or clamping device could lead to total shut-down of its operation. Whereby in
practice, this down time is costly to power system providers.
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With a modular concept, converters can easily be extended to any required
voltage levels, where the converter total output voltage is the summation of all
sub-module output voltages. Also, a faulty sub-module can be removed and
replaced without affecting the operation of other sub-modules.
The concept of the modular multilevel converter was introduced in the 1960’s
through the cascaded H-bridge topology [67]. This was first practically
implemented by Robicon Corporation in the 1990’s for drive application [68].
This implementation involved a cascade of three H-bridges per phase, a
complex phase shifting transformer setup to supply the DC power
requirements of each isolated H-bridge. The cost of the phase shifting
transformer made it less attractive for high power applications. Nevertheless,
the benefit of its modular nature inspired researchers to further explore this
cascaded converter topology.
In 2002, Lenisacar and Marquart proposed the concept of the modular
multilevel converter [69, 70] which improved the functionality of the multilevel
converter for high power applications. This was based on half bridge converter
serially connected to build up to higher voltages. Two major benefits of this
topology are naturally its modularity and scalability. The converter can easily
scale up its voltage/power rating to meet the application need without a step-
up transformer. This attribute of scalability makes the output voltage waveform
having reduced harmonics and hence lower filtering requirements. This
topology provides fault tolerant capability as it can bypass a faulty module and
reprogrammed to generate a reduced voltage. The switching and clamping
devices used for this topology are rated at module level enabling the use of
reduced voltage stressed devices. Thus, this enhances ease of
manufacturing, maintenance, cost, reliability, and efficiency of this topology.
This topology over the years has been applied for reactive power
compensation [71-73].
1.4 MMCC-Based Static Synchronous Compensator
(STATCOM)
Voltage source converter based Static Compensator (STATCOM) provides a
smaller footprint, faster dynamics in reactive power response than the Static
Var Compensator using thyristor switch control. In 1996 Lia and Peng [74],
applied the cascaded H-bridge converter as a static Synchronous
Compensator (STATCOM) for reactive power control. This implementation
eliminated the need for complex phase shifting transformer recommended by
Robicon Corporation thus leading to the idea of modular converters for
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STATCOM. The Modular multilevel cascaded converters, in star connection,
has been applied for voltage regulation and power factor correction in
balanced grid systems [75-77]. This topology provides benefits of modularity,
good waveform performance, efficiency, and with the number of sub-modules
being proportional according to the point of connection ac voltage level, it can
be scaled-up to any desired voltage levels without using step-up transformers
[78, 79]. Likewise, MMCC converters in delta connection has been used as
STATCOM in regulating negative sequence reactive power [80].
In this sub-section, the principles of using STATCOM for voltage regulation
and power factor correction are reviewed using phasor analysis. This is
followed by describing briefly two grid synchronization schemes and current
control method commonly applied for STATCOM for either balanced or
unbalance operations. This is necessary since these schemes are used in the
control of the MMCC-STATCOM. Finally a review on the current applications
of MMCC-based STATCOM, the problems and technical challenges are
highlighted.
1.4.1 Principles of Voltage and Power Factor Control by STATCOM
This analysis is performed on a simplified power network with its one line
diagram shown in Figure 1.8. This represents a balanced three phase system
made up of a voltage source Vs, line impedance ZS=RS+jXS and an inductive
load with impedance ZL=RL+jXL and total power PL+jQL. A STATCOM
functioning as the voltage compensator, Vc, with variable voltage is connected
to the PCC of the system via its filter with impedance ZC=RC+jXC and supplies
the reactive power QC required by the system.
Figure 1.0.8: Single phase circuit representation.
Without STATCOM, the current at the source and load sides should be equal
(iS= iL), and the voltage difference between the supply and PCC is ΔV= VS -
VPCC. Assuming supplying an inductive load and taking PCC voltage as the
reference, ( 00VVPCC ) the current supplied is expressed as:
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PCC
SS
S V
jQPi  . (1.1)
The voltage drop due to the line impedance is given as:
PCC
SSSS
PCC
SSSS
imagal V
RQXPj
V
XQRPVjVV  Re . (1.2)
This shows that the voltage drop between VS and VPCC is mainly due to the
power requirements of the load and line impedance. The phasor diagram
expressing the relationship between VS, VPCC and current phasors are given
in Figure 1.9.
Figure 1.0.9: Phasor diagram between supply and PCC voltages.
1.4.1.1 Voltage Regulation
According to the above analysis, to achieve |VPCC|=|VS|, the STATCOM is
required to supply the correct amount of reactive power. The condition of
achieving this is analysed below. The supply voltage magnitude can be
expressed in terms of the voltage drop ΔV and VPCC as:
PCC
SSSS
PCC
SSSS
PCCPCCs V
RQXPj
V
XQRPVVVV 




 
 . (1.3)
Simplifying (1.3) gives,
22
2





 





 

PCC
SSSS
PCC
SSSS
PCCs V
RQXP
V
XQRPVV . (1.4)
The above expression can be simplified using the supply current equal to the
load current as:
PCC
S
PCC
S
SimagSreal V
Qj
V
Pjii  . (1.5)
Equation (1.6) is simplified as:
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   222 SimagSSrealSSimagSSrealSPCCs iRiXiXiRVV  . (1.6)
Assuming RS is negligible and the phase angle between VPCC and current is
θ (figure 1.9), Equation (1.6) is simplified as:
    
22
222
sin2
cossin
SSSSPCCPCC
SSSSPCCs
iXiXVV
iXiXVV




. (1.7)
Therefore to achieve |VS|=|VPCC|, we set |2VPCC XS iS sinθ|+| XS iS |2=0, the θ
becomes:






 
PCC
SS
V
iX
2
sin 1 . (1.8)
The expression in (1.7) shows that for |VS|=|VPCC|, the current injected by the
STATCOM when added to the original load current will make the current
flowing through ZS to lead VPCC by θ as seen in Figure 1.10.
Figure 1.0.10: Phasor diagram illustrating |VS|=|VPCC|.
1.4.1.2 Power Factor Correction
To achieve maximum active power transfer in a power distribution system, the
load reactive power QL is compensated by the compensator QC such that the
supply end reactive power becomes zero, i.e.:
LCCLS QQwhereQQQ  ,0 . (1.9)
Therefore, the voltage drop across the line impedance becomes:
 
PCC
SS
PCC
SS
PCC
S
SS V
XPj
V
RP
V
jPjXRV  0 . (1.10)
The above expression shows that the voltage drop across distribution line is
solely due to PS. This further implies that both unity power factor correction
and voltage regulation cannot be achieved at the same time. The phasor
relationship between VS and VPCC is shown in Figure 1.11.
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Figure 1.0.11: Phasor diagram showing unity power factor correction.
1.4.2 Grid Voltage Synchronization Techniques
For effective control of active and reactive power flow in distribution systems
through power electronic converters connected to the grid, the reference
signal generated by these converters must be in unison with the fundamental
component of the grid voltage (i.e. its voltage magnitude and phase angle).
This should be achieved regardless of the conditions of grid voltages being
unbalance and containing harmonics. A good synchronization technique is
determined by the following criteria;
 Ability to stay synchronized under unbalance voltage conditions like
voltage sags and swells.
 Ability to accurately and quickly respond to transient changes.
 Ability to track frequency and phase variations when they deviate
from their real values.
Various grid voltage synchronization schemes have been discussed
extensively in the literature, and these can be grouped either as open loop or
closed loop schemes. Open loop synchronization schemes estimate the grid
voltage frequency and phase angle directly by instantaneously sampling the
grid voltage as shown in Figure 1.12. The major limitation of the open loop
method is its sensitivity to noise, and this can only be addressed by filtering
out distorted signals. Example of open loop schemes include Low pass filter
[81, 82], space vector filter [83], Kalman filter [84-87], weighted least square
estimation [88], energy operator [89] and discrete Fourier transform [90-92].
The closed loop schemes operate by aligning the phase angle of its internal
oscillator with that of the fundamental grid voltage component.
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The loop consists of three parts namely; a phase detector, loop filter, and
voltage controlled oscillator as seen in Figure 1.13. The phase detector
generates the difference between the actual voltage signal and the one
synthesized by the internal oscillator. The high-frequency AC signals are
attenuated by the loop filter. This is either implemented using a low pass filter
or PI regulator. Examples include SRF-PLL, DDSRF-PLL and CDSC-PLL. For
the purpose of this study, the SRF-PLL and DDSRF-PLL are discussed below
since they are used in the STATCOM control in Chapter 5 and 6.
Figure 1.0.12: Open loop synchronization technique block diagram [35].
Figure 1.0.13: Closed loop synchronization technique block diagram.
1.4.2.1 Synchronous Reference Frame- Phase Lock Loop (SRF-PLL)
This technique is applicable for balanced grid voltages. The phase detector
comprises of both Clarke’s and Park’s transformation matrices, which
transforms three phase voltages into dq rotating reference frame components
based on Equation (1.11).
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. (1.11)
Figure 1.14 shows the SRF-PLL structure. The loop filter and the voltage
controlled oscillator forms a closed loop feedback control that forces the d-
component to be zero through eliminating the phase angle error. Under
balanced grid voltage conditions, the bandwidth is set to a high value, thus
resulting in a fast and precise response in detecting the phase angle.
- 14 -
For the condition when three-phase voltages are unbalanced, the presence
of the negative sequence component introduces second order harmonic
component on the dq-components. By reducing the bandwidth of the loop
filter, the effect of the second order harmonic component is reduced but
comes with a consequence of increased delay. From the closed loop transfer
function, the bandwidth of the loop filter can be determined. The transfer
function of the PLL [93] is:
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 (1.12)
where npK 2 ,
2
niK  and Kp is the proportional gain, Ki is the integral
gain, ζ is the damping ratio and ωn is the undamped natural frequency.
Figure 1.0.14: Synchronous Reference Frame (SRF-PLL).
With the limitation pose by the PLL bandwidth in extracting positive sequence
component from the unbalanced grid three phase voltages with asymmetrical
fault, filters can be used.
This filter is usually placed before the loop filter as seen in Figure 1.15. The
better the choice of this filter, the more accurate the phase angle identified by
the PLL. The filters used include low pass filter (LPF) [94], moving average
filter (MAF) [95-97], resonant filters [98] and notch filters [94]. All these
introduce additional delays, resulting in slower response speed. A better
synchronization method of decoupling the effects of the positive and negative
sequence components has been used in this research and is discussed
below.
Figure 1.0.15: SRF-PLL + Filter.
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1.4.2.2 Decoupled Double Synchronous Reference Frame- Phase Lock
Loop (DDSRF-PLL)
This PLL technique uses two synchronous reference frames, i.e. the double
synchronisation reference frame (DSRF) with dq+1 and dq-1 rotates with
positive angular velocity ω and dq-1 is rotating with negative velocity -ω. The
positive and negative sequence components of the unbalance voltages with
a DSRF are shown in Figure 1.16.
Figure 1.0.16: Double Synchronous Reference Frame structure.
The unbalance voltage vector expressed in the DSRF, yields:
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Equations (1.13) and (1.14) show that the dq+1 and dq-1 terms comprise DC
terms and oscillatory terms at 2ω which both correspond to the magnitude of
positive, negative sequence voltage signals and coupling between both
sequences which results from both voltage vectors rotating in opposite
direction.
The oscillatory terms can be cancelled out using a decoupling network as
analysed in Appendix A.1.
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As shown in Figure 1.17, the DDSRF-PLL is an extension of the SRF-PLL.
The only difference is the presence of the decoupling network used in
cancelling out the 2ω oscillatory terms shown in equations (1.13)-(1.14).
Therefore the need of reducing the PLL bandwidth is totally avoided.
Figure 1.0.17: Block diagram of the DDSRF-PLL.
1.4.3 STATCOM Current Control Method
Once the grid voltage fundamental frequency is properly identified through
PLL, another important aspect is the effective current controller capable of
injecting required currents into the grid. The current injected into the grid by
the STATCOM must maintain a relationship with the voltage at the point of
coupling to deliver the desired reactive power. Various current control
methods have been extensively discussed in the literature [99-104]. Two
current control methods using either SFR or DDSRF are PI and deadbeat
controllers which can be applied STATCOM operating under either balanced
or unbalanced conditions.
1.4.3.1 Synchronous Reference Frame Current Controller
This is the most widely applied solution for the control of current injection for
STATCOM applications. These controllers are either implemented using PI
controllers or predictive deadbeat control when operated in the dq frame when
balanced currents are injected into the grid. This controller achieves a good
performance. However, under unbalance conditions, the behaviour of this
controller is inadequate, since there is no control loop for negative sequence
component control. Figure 1.18 shows the structure of this controller.
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Figure 1.0.18: Synchronous reference frame current controller.
1.4.3.2 Decoupled Double Synchronous Reference Frame Current
Controller
To effectively control a current vector having both positive and negative
sequence components, two synchronous reference frames both rotating in the
positive and negative direction at the fundamental grid frequency current
controller is applied along with a decoupling network in attenuating the
oscillatory signal at twice the fundamental frequency in the dq signals obtained
through park transform. The DDSRF discussed in the synchronization section
is similar except with the inclusion of the PI or deadbeat regulators used in
controlling the injected currents. Figure 1.19 shows the structure of the
DDSRF current controller. In this Figure, note that the decoupling term (ωL)
on both positive and negative sequence have their signs inverted because of
their opposite directions of rotation.
Figure 1.0.19: Decouple double synchronous reference frame current
controller [105].
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1.4.4 MMCC STATCOM Applications and Challenges
Alstom in 2001 [106] installed its first commercial MMCC based STATCOM
with 175 MVAR capacity. Other commercial installations include a three-
voltage level ±100 MVAR STATCOM (2002) [107] and six MMCC STATCOM
stations known as the SVC light by ABB in Sweden, Germany, France, Finland
and USA [108, 109]. All these have been installed to operate under balanced
grid conditions.
However, the control of this topology introduced challenges of inter and intra-
cluster balancing control of sub-module capacitors which at the moment is a
subject of active research [110-113].
The main limitation of an MMCC based STATCOM is the lack of a common
dc link which results in the difficulty of exchanging energy between phase limb
sub-modules. One of the methods applied is by selecting appropriate
redundant switching vectors [114]. This provides fast control of all sub-module
voltages but it is limited in flexibility as the number of switching vector
increases with the number of voltage levels. This situation of capacitor voltage
balancing is more difficult when the grid is unbalanced (i.e. voltage unbalance
or load current unbalance) especially with the growth of distributed power
generation systems. Consequently, the sub-module voltages drift away from
their rated levels, thus resulting in STATCOM malfunction leading to distorted
current injected into the grid, and overstressing or even damaging the
switching devices.
To overcome this problem the approach used for SSBC-MMCC is to inject a
sinusoidal zero sequence voltage in the converter neutral point [72, 115-118].
For SDBC-MMCC a zero sequence current is injected in the delta configured
three phase limbs [80, 117, 119]. However, such a scheme causes serious
problems; in the former case, the injected zero sequence voltage can cause
the converter phase voltages to exceed their rated level, resulting in the SSBC
operating in over-modulation mode or even becoming uncontrollable. In the
SDBC-MMCC, it can lead to current exceeding the rated limit. Researchers
have investigated the unbalanced cases in [120-122], but only for real power
supply (i.e. application in PV power generation); detailed analysis is not
given, the rating quantification is not analysed clearly, and the improvement
method is not clearly investigated. Another recent publication [123] highlighted
the compensation limitations for star connection under unbalanced current
compensation, and delta connection under unbalanced voltage
compensation, i.e. the singularity issue, without analysing the delta case for a
load unbalance condition. However, there is no research giving a clear
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quantitative relation between the level of load current unbalance and the
phase limb voltage rating in a star connection, nor to the phase current rating
in delta connection. Furthermore, it is necessary to explore new methods to
effectively mitigate such limitations, and hence extend the MMCC-
STATCOM’s operating ranges under unbalanced load compensation which is
the major interest of this research work.
1.5 Aims, Objectives and Thesis Structure
The aim of this research is to investigate the use of a Flying Capacitor Modular
Multilevel Cascaded Converter as a STATCOM (FC-MMCC) for reactive
power and unbalanced load current compensation in a distribution system.
The objectives in achieving this research aim are:
 Investigating and assessing different MMCC configurations and sub-
module types that best suits STATCOM applications in terms of
footprint, cost, control complexity and redundancy.
 Investigating multi-level pulse width modulation schemes that best
suits the control of an MMCC using five-level H-bridge flying capacitor
converters as sub-modules, under metrics of power loss, THD, natural
balancing capability of flying capacitors and sub-module switch
utilization.
 Developing novel space vector modulation schemes using overlapping
hexagon techniques that offer better THD and reduced complexity for
MMCC’s using any sub-module types.
 Analyse, simulate and experimentally validate the operational
characteristics of FC-MMCC based STATCOM for reactive power
compensation.
 Analyse, simulate and experimentally validate the use of third order
harmonic zero sequence components in extending the operating
capability of single star and delta FC-MMCC based STATCOMs for
reactive power and negative sequence current compensation under
unbalance load compensation.
The structure of the thesis is as follows;
Chapter 2 presents a detailed analysis and comparison of the various MMCC
configurations using different sub-module types for STATCOM applications.
The benchmark for this assessment is based on footprint, cost, redundancies
and control complexity. This comprehensively compares the various MMCC
configurations and explains the choice of the five-level H-bridge flying
capacitor converter as the sub-module for this research.
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Chapter 3 discusses the use of carrier modulation control schemes for FC-
MMCC. These pulse width modulation techniques include phase disposed
PWM (PD-PWM), swapped carrier PWM (SC-PWM) and phase shifted PWM
(PS-PWM). The performance of each modulation technique is evaluated in
terms of natural capacitor voltage balancing, converter power losses,
waveform harmonics and switch utilization.
Chapter 4 presents a novel overlapping hexagon space vector modulation
(OH-SVM) technique for MMCC, which offers flexibility and simplicity of
control compared to multilevel space vector modulation techniques. It
discusses the principle of this new method and compares it with conventional
multilevel SVM.
Chapter 5 presents simulation and experimental validation of the FC-MMCC
as a STATCOM for power factor correction in power distribution systems. The
sub-module dc-capacitor voltage rating, the voltage ripple, and converter filter
requirements are discussed. The experimental system is described and the
simulation and experimental results of the FC-MMCC STATCOM for power
factor correction are analysed.
Chapter 6 explores the FC-MMCC STATCOM for compensating load reactive
power and unbalanced load current in a power distribution system. Two non-
sinusoidal zero sequence components are applied for the inter-cluster
balancing control of both star and delta configurations. The MMCC
compensation operating range and required ratings are quantified and
compared with those for sinusoidal injection. Experimental validation is
included.
A summary of the findings made during this research is provided in chapter 7
with recommendations for future research.
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Chapter 2
ASSESSMENT of MODULAR MULTI-LEVEL CASCADED
CONVERTERS IN STATCOM APPLICATIONS
One major constituent of an MMCC is its sub-module unit. Among the various
types, the 2-level half-bridge and 3-level H-bridge cells are the most widely
applied. Others that have been used include the 3-level flying capacitor (FC)
half-bridge, 3-level Neutral Point Clamped (NPC) half-bridge [124, 125], 5-
level flying capacitor H-bridge and the hybrid cell types formed by, for
example, the combination of half bridge FC and 2-level half bridge [126].
These various sub-module types, when applied in an MMCC-STATCOM, offer
different cost, operating behaviour, control and footprint requirements.
This chapter presents a detailed analysis and comparison of various MMCC-
configurations using four sub-module types, namely the 2-level half-bridge, 3-
level FC half bridge, 3-level H-bridge and 5-level FC H-bridge for an 11kV
STATCOM. The different sub-module concepts are described through a
quadrant system concept, highlighting their features and degrees of freedom.
Afterward, a review of the general classifications of MMCC is presented. This
chapter is concluded with a comprehensive comparison of various MMCC
configurations and sub-module types that best suit STATCOM operation. The
benchmark for this assessment is based on footprint, cost, switching state
redundancies as discussed in [35, 127] and control complexity. Note that the
terms cell, sub-module, and module are used interchangeably in this thesis.
2.1 Sub-module Circuits of Modular Multilevel Cascaded
Converters
Those discussed here include the 2-level Half bridge, 3-level FC Half bridge,
3-level H-bridge and 5-level FC H-bridge. A quadrant system is used to show
their inverting and rectifying states.
2.1.1 Half-bridge cells
Two types, the two-level and three-level FC half-bridge sub-modules, are
considered.
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2.1.1.1 Two-level Half bridge cell
Figure 2.1: Two-level half bridge sub-module: (a) Power Circuit; (b) sub-
module output voltage and current; (c) Two quadrant operation modes current.
The circuit configuration of this type is shown in Figure 2.1(a). It comprises
two complementary switches (Sa1, Sa2), with anti-parallel diodes, (Da1, Da2)
connected in parallel with a dc storage element normally a capacitor. It has
only two switch states Sa1:1, Sa2:0 and Sa1:0, Sa2:1 which make it capable of
synthesizing two distinct output voltage levels +Vo and 0 respectively as seen
in Figure 2.1(b). A bi-directional current flows through this sub-module,
allowing two quadrant operation as shown in Figure 2.1(c). The operational
states of this sub-module result in its capacitor being charged or discharged
are shown in Table 2.1.
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Table 2.1: Two-level half bridge sub-module operating states
Quadrant
State
Switch
state
Diode
state
Vo IARM
Rectifier
Mode
IARM↑ 
Inverter
Mode
IARM↓ Sa1 Sa2 Da1 Da2
1 1 0 0 0
VC
+1 - CSM ↓
2 0 0 1 0 -1 CSM↑ -
- 0 1 0 0
0
-1 NC -
- 0 0 0 1 +1 - NC
Vo – sub-module output voltage; IARM – converter arm current; and VC - sub-
module capacitor voltage states ( = Discharging, = Charging, NC= No
change).
2.1.1.2 Flying Capacitor half-bridge cell
Sa1
Sa2
CSM Da3
Da1
Vc
+Vo
+IARM
-IARM
Da2
Sa3
Sa4 Da4
CA
+2Vo
+V
1
Inverter
2
Rectifier
I
-V
+Vo
1A2A
-IARM +IARM
t0
2Vo
Vo
1
1A1A 2A 2A
IARM
(c)
(a)
(b)
Figure 2.2: Three-level FC half bridge sub-module: (a) Power Circuit; (b)
sub-module output voltage and current; (c) and i-v two quadrant operation
modes.
The circuit configuration for this cell is shown in Figure 2.2 (a). This comprises
two complementary switching pairs (Sa1, Sa4), (Sa2, Sa3) with their
corresponding antiparallel diodes (Da1, Da4), (Da2, Da3) connected in parallel
across the inner flying capacitor (CA) and sub-module capacitor (CSM). The
inner flying capacitor voltage rating is half the module capacitor voltage (i.e.
VA=0.5VC). This sub-module has four switch states that result in sub-module
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capacitor being charged and discharged as shown in Table 2.2. Three distinct
unipolar output voltages are generated by this sub-module (0, +Vo and +2Vo)
(see Figure 2.2(b)). Figure 2.2 (c) shows the two quadrant operation modes
of this sub-module with quadrant 1 and 2 operating in inverting and rectifying
modes respectively.
Table 2.2: Three-level FC half bridge sub-module operating states
Quad
rant
State
Switch state Diode state
Vo IARM
Rectifie
r Mode
Inverte
r Mode
Sa1 Sa2 Sa3 Sa4 Da1 Da2 Da3 Da4 IARM↑ IARM↓
- 0 0 1 1 0 0 0 0
0
-1 - NC
- 0 0 0 0 0 0 1 1 +1 NC -
1A 0 1 0 0 0 0 0 1 0.5
VC
+1 - CA ↓ 
2A 0 0 0 1 0 1 0 0 -1 CA↑ -
1A 1 0 0 0 0 0 1 0 0.5
VC
+1 - CSM↓CA↑
2A 0 0 1 0 1 0 0 0 -1 CSM↑CA↓ -
1 1 1 0 0 0 0 0 0
VC
+1 - CSM ↓ 
2 0 0 0 0 1 1 0 0 -1 CSM↑ - 
2.1.2 H-bridge cells
2.1.2.1 Three-level H-bridge cell
This type of sub-module has been mostly investigated for the single star and
single delta MMCC STATCOM [71, 78]. The power circuit configuration is
shown in Figure 2.3 (a). This comprises two pairs of complementary switches
(Sa1, Sa2), (Sa3, Sa4) with their corresponding antiparallel diodes (Da1, Da2),
(Da3, Da4) connected in parallel across the cell capacitor CSM. This sub-module
synthesizes three distinct output voltage levels (0, +Vo and -Vo) as seen in
Figure 2.3(b).
The sub-module allows four quadrant-operation as illustrated in Figure 2.3 (c).
Quadrants 1, 3 and 2, 4 refer to the inverting and rectifying modes. Capacitor
CSM discharges under the inverting mode because the polarities of both the
output voltage and converter arm current are in the same direction while the
reverse is the case for the rectifying mode. The four switch states are
illustrated in Table 2.3.
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Figure 2.3: Three-level H-bridge sub-module: (a) Power Circuit; (b) sub-
module output voltage and current; (c) and i-v four quadrant operation modes.
Table 2.3: Three-level H-bridge sub-module operating states
Quad
rant
State
Switch state Diode state Vo IARM
Rectifie
r Mode
Inverte
r Mode
Sa1 Sa2 Sa3 Sa4 Da1 Da2 Da3 Da4 IARM↑ IARM↓
1 1 0 0 1 0 0 0 0
VC
+1 - CSM ↓ 
2 0 0 0 0 1 0 0 1 -1 CSM↑ - 
3 0 1 1 0 0 0 0 0
-VC
-1 - CSM ↓ 
4 0 0 0 0 0 1 1 0 +1 CSM↑ - 
- 1 0 0 0 0 0 1 0
0
+1 - NC
- 0 0 1 0 1 0 0 0 -1 NC -
- 0 1 0 0 0 0 0 1
0
-1 - NC
- 0 0 0 1 0 1 0 0 +1 NC -
2.1.2.2 Five-level Flying Capacitor bridge cell
The circuit configuration for this cell is shown in Figure 2.4 (a). It is formed by
parallel connection of two 3-level FC half bridge converters along with one
common sub-module capacitor CSM. Consequently, there are two flying
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capacitors (CA and CB) each for its own half-bridge leg. This synthesizes five
bipolar voltage levels (0, +Vo, +2Vo, -Vo and -2Vo) as illustrated in Figure
2.4(b). The two inner flying capacitors have their voltages rated half of CSM
(i.e. VA= VB =0.5VC). There are altogether 16 switch states that result in the
sub-module capacitor CSM and the two flying capacitors charging or
discharging as shown in Table 2.4. The bipolar voltage nature of this sub-
module ensures four quadrant operation which allow power flow in both
directions as illustrated in Figure 2.4 (c).
Figure 2.4: Five-level FC H-bridge sub-module: (a) Power Circuit; (b) sub-
module output voltage and current; (c) and i-v four quadrant operation modes.
- 27 -
Table 2.4: Five-level FC H-bridge sub-module operating states
Qua
drant
State
Switch state Diode state
Vo IARM
Rectifier
Mode
Inverter
Mode
Sa1 Sa2 Sa3 Sa4 Da1 Da2 Da3 Da4 IARM↑ IARM↓
Sb1 Sb2 Sb3 Sb4 Db1 Db2 Db3 Db4
1 1 1 0 0 0 0 0 0
VC
+1 - CSM ↓
0 0 1 1 0 0 0 0
2 0 0 0 0 1 1 0 0 -1 CSM↑ -
0 0 0 0 0 0 1 1
3 0 0 1 1 0 0 0 0 -
VC
-1 - CSM ↓
1 1 0 0 0 0 0 0
4 0 0 0 0 0 0 1 1 +1 CSM↑ -
0 0 0 0 1 1 0 0
1A 1 1 0 0 0 0 0 0 0.5
VC
+1 - Cb ↓
0 0 1 0 1 0 0 0
2A 0 0 0 0 1 1 0 0 -1 Cb↑ -
1 0 0 0 0 0 1 0
1A 1 1 0 0 0 0 0 0 0.5
VC
+1 - CSM
↓Cb↑0 0 0 1 0 1 0 0
2A 0 0 0 0 1 1 0 0 -1 CSM↑
Cb↓
-
0 1 0 0 0 0 0 1
1A 1 0 0 0 0 0 1 0 0.5
VC
+1 - CSM
↓Ca↑0 0 1 1 0 0 0 0
2A 0 0 1 0 1 0 0 0 -1 CSM↑
Ca↓
-
0 0 0 0 0 0 1 1
1A 0 1 0 0 0 0 0 1 0.5
VC
+1 - Ca↓
0 0 1 1 0 0 0 0
2A 0 0 0 1 0 1 0 0 -1 Ca↑ -
0 0 0 0 0 0 1 1
- 1 1 0 0 0 0 0 0 0 +1 - NC
0 0 0 0 1 1 0 0
- 0 0 0 0 1 1 0 0 -1 NC -
1 1 0 0 0 0 0 0
- 0 0 1 1 0 0 0 0 0 -1 - NC
0 0 0 0 0 0 1 1
- 0 0 0 0 0 0 1 1 +1 NC -
0 0 1 1 0 0 0 0
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Qua
drant
State
Switch state Diode state
Vo IARM
Rectifier
Mode
Inverter
Mode
Sa1 Sa2 Sa3 Sa4 Da1 Da2 Da3 Da4 IARM↑ IARM↓
Sb1 Sb2 Sb3 Sb4 Db1 Db2 Db3 Db4
- 0 0 1 0 1 0 0 0 0 -1 - Ca↓ Cb↑
1 0 0 0 0 0 1 0
- 1 0 0 0 0 0 1 0 +1 Ca↑ Cb↓ -
0 0 1 0 1 0 0 0
- 0 1 0 0 0 0 0 1 0 +1 Ca↓ Cb↑ -
0 0 0 1 0 1 0 0
- 0 0 0 1 0 1 0 0 -1 - Ca↑ Cb↓
0 1 0 0 0 0 0 1
1 1 0 0 0 0 0 1 0 0 +1 - CSM ↓ 
Ca↑ Cb↑0 0 0 1 0 1 0 0
2 0 0 1 0 1 0 0 0 -1 CSM↑ 
Ca↓Cb↓
-
0 1 0 0 0 0 0 1
2 0 0 0 1 0 1 0 0 0 -1 CSM↑ 
Ca↓Cb↓
-
1 0 0 0 0 0 1 0
1 0 1 0 0 0 0 0 1 +1 CSM ↓ 
Ca↑ Cb↑0 0 1 0 1 0 0 0
3A 0 0 1 0 1 0 0 0 -
0.5
VC
-1 - Ca ↓
0 0 1 1 0 0 0 0
4A 1 0 0 0 0 0 1 0 +1 Ca↑ -
0 0 0 0 0 0 1 1
3A 0 0 0 1 0 1 0 0 -
0.5
VC
-1 - CSM
↓Ca↑ 1 1 0 0 0 0 0 0
4A 0 1 0 0 0 0 0 1 +1 CSM↑ 
Ca↓ 
-
0 0 0 0 1 1 0 0
3A 0 0 1 1 0 0 0 0 -
0.5
VC
-1 - CSM
↓Cb↑ 1 0 0 0 0 0 1 0
4A 0 0 0 0 0 0 1 1 +1 CSM↑ 
Cb↓
-
0 0 1 0 1 0 0 0
3A 0 0 1 1 0 0 0 0 -
0.5
VC
-1 - Cb ↓
0 1 0 0 0 0 0 1
4A 0 0 0 0 0 0 1 1 +1 Cb↑ -
0 0 0 1 0 1 0 0
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2.2 Classification of Modular Multilevel Converters
Various names have been used in the literature describing the modular
multilevel converter topology such as M2C, M2C, Cascaded multilevel
converter and Chain-link converter. In 2010, Akagi [75] presented a
classification and terminology for this topology. This was done to establish
consistency in the naming and classification of various types and differences
in circuit structure. The name Modular Multilevel Cascaded Converter
(MMCC) was adopted with four groups namely [75];
 Single Star Bridge Cells (MMCC-SSBC)
 Single Delta Bridge Cells (MMCC-SDBC)
 Double Star Chopper Cells (MMCC-DSCC)
 Double Star Bridge Cells (MMCC-DSBC)
Each of these groups has its distinct characteristics which make it suitable for
certain applications. For consistency, the terms arm and limb are used
interchangeably in this literature. This refers to a serial connection of cells that
generate the same output voltage in an MMCC. In this discussion, capacitors
are used to represent the storage elements. The above topologies can be
further categorized into two groups, namely; those having no common dc-link
being single cell types, normally used for STATCOM applications and those
having a common dc-link being double star type, and typically used in HVDC
systems. These are discussed below.
2.2.1 Single Cell types
This MMCC topology is built from H-bridge modules, which are either three-
level or five-level flying capacitor full bridge. Multiples of such modules are
stacked-up to form a phase limb and there is no common dc-link required. Half
bridge cells cannot be used to build this type of converter because of their
unipolar output voltage. Applications of this topology include flexible AC
Transmission devices, such as STATCOM, Battery Energy Storage System
(BESS) [78, 128-130], and grid connection inverters for distributed energy
sources [131].
2.2.1.1 Single Star Bridge Cells (MMCC-SSBC)
The configuration of the MMCC-SSBC is illustrated in Figure 2.5 using either
three-level or five-level FC H-bridges. Each phase arm of this topology
comprises N cells stacked-up. The ac terminals of the three converter arms
(A1, B1 and C1) are connected to the ac mains (A2, B2 and C2) through the arm
impedances (RCABC and LCABC) which are used for converter current filtering.
The other ends of the converter arm terminals are connected together forming
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the neutral point which is either floating or grounded depending on the
application requirements.
Figure 2.5: MMCC single star structure.
The terminal voltage of each phase arm is dependent on the number of sub-
modules switched into the current flow path and their respective dc voltages,
and is expressed as:
)sin(_ vcsmdcjaci tVNmv   (2.1)
where ma, Nj and Vdc_sm are the converter modulation index, number of sub-
modules switching into the conduction path, and sub-module dc capacitor
voltage; i represents phases a, b or c with phase angles φvc= [0 2π/3, 4π/3] 
respectively.
Figure 2.6: MMCC single star equivalent circuit.
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The direction of the phase current and the switch states of each sub-module
decide how the sub-module capacitor voltages being charged and discharged.
With reference to the equivalent circuit illustrated in Figure 2.6 the current in
each phase, is expressed as:
)sin( icvccci tIi   (2.2)
where φic is the current phase angle with respect to its terminal voltage and Ic
the maximum phase current. The fundamental frequency component of ici
defines the active and reactive power exchange between the ac grid and
converter side.
The voltage equation of the SSBC-MMCC per phase leg as seen in Figure 2.6
is:
dt
diLiRvv cicciccisi  . (2.3)
Substituting (2.1) into (2.3) and expressing (2.3) with respect to the converter
current derivative, we have:
ci
c
c
c
vcsmdcja
c
sici i
L
R
L
tVNm
L
v
dt
di



)sin(_  . (2.4)
Assuming switching losses are negligible, power on both ac and dc sides of
the SSBC per phase cluster should be equal, thus:
cicismdcsmdcj ivIVN __ (2.5)
where Idc_sm is the current flowing through the sub-module capacitor. This
current can be expressed in terms of sub-module capacitance and ac power
as:
dt
dV
C
VN
ivI smdcsm
smdcj
cici
smdc
_
_
_  . (2.6)
From this the dc voltage derivative term can be expressed as;
sm
vccia
smdcsmj
cicismdc
C
tim
VCN
iv
dt
dV )sin(
_
_  
 . (2.7)
According to Equations (2.4) and (2.7), the state–space model of the single
star MMCC can be written as:
BuAxx 

(2.8)
- 32 -
where 






smdc
ci
V
i
x
_
;















0)sin(
)sin(
sm
vca
vcja
c
c
C
tm
tNm
L
R
A


, 






0
sivu ,









00
01
cLB .
Under balanced operation there is no circulating current flowing between
phase arms. With unbalanced condition, both positive and negative sequence
symmetrical components interact, zero sequence voltage may be injected to
the converter neutral point [116].
2.2.1.2 Single Delta Bridge Cells
Figure 2.7: MMCC single delta structure.
The configuration of the MMCC-SDBC is illustrated in Figure 2.7. The
individual converter arms (AB, BC and CA) consist of N serially connected
modules and they are connected in a delta form. This configuration neither
provides a common dc-link nor common neutral point. If the converter arm
voltage rating is lower than that of ac supply mains, a transformer having
either floating star or delta configurations at the converter end is required.
The state-space model of this converter is the same as that of the SSBC and
is expressed as:
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(2.9)
where vsi and ici are the ac grid line voltages (vsab, vsbc and vsca) and converter
phase currents (icab, icbc and icca).
Circulating current flows within the SDBC phase arms when any form of
unbalance occurs as seen in Figure 2.8. This current is expressed as:
)sin()(
3
1
izzccacbccabz tIiiii   . (2.10)
Figure 2.8: Circulating Current flow in MMCC single delta structure.
This current aids the arm voltage balance in this configuration via interacting
with both positive and negative sequence symmetrical components of the
converter, but imposes limitations on this converter’s current rating.
2.2.2 Double Cell types
This can be implemented using either half-bridge (chopper) or H-bridge cells
as sub-modules, depending on the application requirement. This MMCC
topology is an extension of the single star cell. The double star topology aids
applications which require a common dc-link in particular the HVDC systems.
The double delta MMCC has neither received industrial interest nor analysed
in any academic literature because no additional benefit has been seen by
using this topology. Hence it is not considered.
The double star topology can be implemented either with chopper cells (i.e.
two-level half bridge and three-level FC half bridge) or H-bridge cells (i.e.
three-level H-bridge and five-level FC H-bridge). Figure 2.9 shows the MMCC
double star configuration. When implemented with the chopper cell, it is known
as double star chopper cell (DSCC), while with H-bridge it is known as double
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star bridge cell (DSBC). Ideally, this configuration is formed by phase-parallel
connection of two single-star MMCC. Each phase of this topology consist of
two arms per phase namely; the top and bottom arms. These top and bottom
arms of each phase are connected by the converter arm reactors (LCat, LCab,
LCbt, LCbb, LCct, and LCcb) to form the AC phase terminals (A2, B2 and C2). The
top and bottom arms are joined together to form a common dc bus with the
positive terminal formed by the three top arms (+0.5Vdc) while the negative
terminal formed by the bottom arms (-0.5Vdc).
2.2.2.1 Double Star Cells
Figure 2.9: MMCC double star cell structure.
Both top and bottom arms conduct simultaneously, thus the voltage across
both top and bottom arms is expressed as:
)sin(1(5.0
)sin(1(5.0
vcadcbi
vcadcti
tmVv
tmVv




. (2.11)
where vti, vbi and Vdc are the top arm, bottom arm and dc-link voltage of the
converter. The arm currents across each phase is a summation of both ac and
dc component. Based on the MMCC equivalent circuit shown in Figure 2.10,
the waveforms of the top arm, bottom arm and phase voltages when both H-
bridge and half bridge cells are used, are shown in Figure 2.11. For both
bridge and chopper cells, the top and bottom arm voltages satisfy the following
as shown in Table 2.5.
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Table 2.5: Top and bottom arm voltages of double star cells
Arm voltages DSBC DSCC
Top -Vcti ≤ vti ≤ Vcti 0 ≤ vti ≤ Vcti
Bottom -Vcbi ≤ vbi ≤ Vcbi 0 ≤ vbi ≤ Vcbi
where Vcti and Vcbi are the top and bottom arm cell dc voltages. From Figure
2.11, the phase voltage waveform generated by DSBC is twice the magnitude
synthesized by the DSCC counterpart, where both cells are equally rated.
The top and bottom arm currents per phase are expressed as:
sizibi
zisiti
iii
iii
5.0
5.0


(2.12)
where isi is the phase current and izi represents the circulating current
component or common mode current which shows the power exchange
relationship between the dc side and converter side. The summation of the
circulating current across the phases equals zero. This means that the
circulating current only flows within the converter circuit. The MMCC phase
leg equation for Figure 2.10 are:
dt
diLiRvvV
dt
diLiRvvV
bi
cbicbisidc
ti
ctictisidc


5.0
5.0
. (2.13)
Summing up both top and bottom arm voltages is expressed as:
dt
iidLiiRvvV biticbiticbitidc
)()(  . (2.14)
Adding up the top and bottom arm currents yield:
zibiti iii 2 . (2.15)
Substituting (2.15) into (2.14) gives:
  zi
c
c
bitidc
c
iz i
L
RvvV
Ldt
di
 )(
2
1 . (2.16)
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Figure 2.10: double star MMCC single phase equivalent circuit.
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Figure 2.11: Waveforms of top, bottom arms and phase voltage (a) DSBC
and (b) DSCC.
The current flowing in both top and bottom arms can be expressed in terms of
the arm capacitors per phase as:
dt
dvC
N
Ni
dt
dvC
N
Ni bibibitititi  , . (2.17)
Putting (2.12) into (2.17) gives;
CN
Ni
CN
Ni
dt
dv
CN
Ni
CN
Ni
dt
dv
ti
si
ti
zibi
ti
si
ti
ziti
2
2


. (2.18)
The state-space model of the double star MMCC topology is given as:
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Equation (2.19) can be used in designing controllers for the MMCC. The
Similar modulation techniques can be applied to control both the single and
double cell structures. However, the current control strategies may be more
complex. [132-135].
2.2.3 Emerging MMCC Topologies
The emergence of new MMCC circuit structures is driven by the need to
improve efficiency, cost, functionality (i.e. fault blocking capability) and
footprint. Academic and industrial researchers are suggesting new MMCC
configurations for HVDC applications. These emerging topologies are
classified either as parallel-hybrid or series-hybrid configuration. This
describes the way the converter arms between the ac and dc terminals are
connected. An example of the parallel-hybrid type is the alternate arm
converter (ACC). Each arm comprises a series connection of director switches
and a string of H-bridge sub-modules. Three phase arms are connected in
parallel to the two dc terminals. The use of H-bridge sub-modules inherently
limit dc-side short-circuit faults. The use of the director switches reduces the
number of sub-modules, hence the conduction losses per converter arm by
40% [136-138] when compared with MMCC-DSBC for the same rating. This
has the ability of ride through ac faults [139]. An example of the series-hybrid
is the series bridge converter. Each arm comprises a parallel connection
between an H-bridge circuit and a series string of modules. Each arms are
connected in series to either absorb or supply power to the dc-link. Both the
ACC [140, 141] and SBC [142, 143] are subject of intensive research.
2.3 Analysis of MMCC Configurations for STATCOM
The various MMCC configurations and sub-module types discussed in the
previous section will be analysed and compared for STATCOM application,
based on the following metrics of footprint, cost, control capability, and control
complexity.
2.3.1 Sub-module Components
For this investigation, the MMCC-based STATCOMs are applied to a
distribution grid system rated at 11kV for either voltage regulation or unity
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power factor correction. The fundamental components used in any of the four
sub-modules for implementing the various MMCC configurations are [35];
 Power semiconductor switch comprising two complementary IGBT
switches with anti-parallel diode connected across each IGBT.
 Heat sink
 Electrolytic capacitor (for convenience)
 Gate drive electronic module (GEM) which comprises field
programmable gate array (FPGA) and transducers (LEM).
The various components used for all the different sub-modules are shown in
Table 2.6. All specifications for the components are obtained from their
manufacturers’ datasheets.
2.3.2 Sub-module Number Requirement Based on MMCC
Configuration
The cell count/phase ratio and number of sub-modules required per phase for
different MMCC configurations is shown in Table 2.7.
Table 2.6: Components used for sub-module analysis
Component Part Number Rating
IGBT switch
module Infineon IKW30N60T 600V, 30A
Heat sink
Fisher elektronics SK105/105SA Rth=2K/W
Capacitor
EETED2G561EA (Panasonic) 400V, 560µF
Gate
electronics
module
Actel ProASIC3 FPGA Board Only key parts
are considered
Gate drive circuits
LEM LV 25-P (Voltage transducer)
2.3.3 Metrics Analysis
The metrics of footprint, cost, redundancy and control complexity are applied
in the following analysis.
2.3.3.1 Footprint
A converter layout similar to that used by ABB and Alstom [144, 145] in a high
voltage transmission grid system is assumed in this analysis. Both the sub-
module layout and a single phase platform layout is as shown in Figure 2.12.
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Table 2.7: Number of sub-modules required per phase limb
Cell
count/phase
No. of sub-
modules/
phase
2-L half
bridge
3-L FC
half
bridge
3-L H-
bridge
5-L FC
H-bridge
1 Single star - - 27.5≈28 13.75≈14
√3 Single delta - - 47.63≈48 23.82≈24
4 DSCC 112 56 - -
2 DSBC - - 56 28
A sub-module layout consists of cell capacitors, a switch module (heat sink
included) and the gate electronics module. Each sub-module is kept in an
enclosure which is suspended from the earthing plane, i.e. the ceiling of the
building housing of the converter. This is done to make sure protection against
natural disaster [145-147]. The platform shelter height is determined by both
the number of sub-modules and the unified specific creepage distance
(USCD) between adjacent tiers of sub-modules. The IEC60815 [145] specifies
the USCD as 3.5cm/kV.
The converter footprint calculation is based on the USCD and the number of
sub-modules needed to reach the required voltage rating and is basically a
function of the width (X) and height (Y) of the converter platform. The
expression for the footprint is:
smsmtcdtsmt XnYnYnF ))1((  (2.20)
where nt = Required number of sub-modules tiers, nsmt = Required number of
sub-modules per tiers, Ysm = Sub-modules height, Ycd = Inter-tier insulation
clearance gap and Xsm = sub-modules width
The value of their inter-tier insulation clearance gap is expressed as
tierssubofnumberrequired
converterofratingvoltageUSCDYcd module
 (2.21)
Where kVcmUSCD /5.3
In this analysis, 7 and 6 tiers are used for all the sub-module types’ layout for
single star, double star and single delta. This is because the height of the
building for an onshore application is limited by the local planning
regulations[148]. Therefore, the insulation clearance gap of each inter-tier is
evaluated as:
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Figure 2.12: Guideline for footprint assessment (a) sub-module layout
showing clearance distance (i.e. insulation between two sub-modules); (b)
single platform layout with sub-modules [35, 148].
cmkv
kV
cmYcd 5.57
115.3

for both single star and double star configurations while for single delta
configuration it is calculated as:
cmkv
kV
cmYcd 416.66
115.3
 .
Table 2.8 shows the per-unit size for a sub-module.
Table 2.8: Per-unitised sizes for sub-module width
Component Quantity Comments
IGBT Switch
Module
XS =20% of XSM=0.2
Capacitor
XC =60% of XSM=0.6
Normally around 50-60%
of sub-module width[144]
Gate electronics
module
XGEM =20% of
XSM=0.2
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The height Ysm is based on a heat sink having the largest height of 20cm and
total width Xsm is assumed three times of Ysm i.e. 60 cm, which gives a
dimension of 20 cm x 60 cm.
Table 2.9 shows the relationship between the numbers of tiers and the number
of sub-modules per tier for all the different sub-module types.
Table 2.9: nt and nsmt for sub-module types based on different MMCC
configurations
Sub-module
types
Two-level
half bridge
Three-level
FC half
bridge
Three-level
H-bridge
Five-level
FC H-bridge
Single
star
nt - - 7 7
nsmt - - 4 2
Single
delta
nt - - 6 6
nsmt - - 8 4
double
star
nt 7 7 7 7
nsmt 16 8 8 4
The analysis of the different MMCC configurations and sub-module types
under footprint metrics is discussed below.
Table 2.10: Sub-module per unit width and MMCC configuration Footprint
calculation
Component 2L-half
bridge
3L-FC half
bridge
3L-H-bridge 5L-FC H-
bridge
Qty Width
(pu)
Qty Width
(pu)
Qty Width
(pu)
Qty Width
(pu)
XS 1 0.2 2 0.4 2 0.4 4 0.8
XC 1 0.6 3 1.8 1 0.6 4 2.4
XGEM 1 0.2 1 0.2 1 0.2 1 0.2
Xsm (pu) 1 2.4 1.2 3.4
Footprint (m2)
Single star - - 5.2992 7.5072
Single
delta
- - 9.4985 13.456
Double
star
17.664 21.1968 10.5984 15.0144
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Figure 2.13: MMCC-STATCOM footprint assessment.
From the platform calculation plot shown in Figure 2.13, it is seen that for
STATCOM application (i.e. balance system compensation) the single star
configuration provides the best footprint among the other MMCC
configurations. This is because the number of sub-modules required for this
application is the lowest. On the other hand when half-bridge sub-modules are
used for double star STATCOM applications the resultant footprint is the
highest. Among the sub-module types, the 3-level H-bridge provides the
lowest footprint followed by the 5-level FC H-bridge, where both are for single
star configuration.
2.3.3.2 Cost
The cost is evaluated according to the prices of the components required in
building each sub-module type for different MMCC configurations. For a
practical MMC converter, the real prices of components are not disclosed by
the converter manufacturer. In this analysis, the cost metrics of a sub-module
are based instead on the prices of the key components which are obtainable
from the Farnell website. The component prices for a sub-module unit are
shown in Table 2.11, only the unit cost of a component is considered.
The unit (i.e. sub-module) and total cost of implementing the different MMCC
configurations are shown in Table 2.12.
From the cost metric plot in Figure 2.14, the single star configuration provides
the lowest cost among all the MMCC configurations considered here, followed
by single delta and double star using 3-level H-bridge. This is because the
cost has a direct relationship with the number of components required per
configuration. From the cost analysis, double star MMCC especially the 3L-
FC half bridge sub-module types cost the most.
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Table 2.11: Prices of components for one sub-module unit
Component Part Number Unit cost (£)
IGBT switch
module
IKW30N60T (1 pair) 9.14
Heat sink SK105 6.58
Capacitor EETED2G561EA (Panasonic) 8.64
Gate electronics
module
Actel ProASIC3 FPGA Board 6.75
Gate drive +Isolation (ACPL-332J;
MEV1S0515SC)
12.85
LEM LV 25-P (Voltage transducer) 52.69
Table 2.12: sub-module and MMCC configuration cost calculation
Component
2L-half
bridge
3L-FC half
bridge
2L-H-
bridge
3L-FC H-
bridge
Qty cost
(£)
Qt
y
cost (£) Qt
y
cost (£) Qt
y
cost (£)
IGBT switch 1 9.14 2 18.28 2 18.28 4 36.56
Heat sink 1 6.58 2 13.16 2 13.16 4 26.32
Capacitor 1 8.64 3 25.92 1 8.64 4 34.56
GEM
FPGA 1 6.75 1 6.75 1 6.75 1 6.75
Gate driver 2 25.7 4 51.40 4 51.40 8 102.80
LEM LV25 1 52.6
9
2 105.4 1 52.69 3 158.07
Unit cost (£) 109.
5
220.8
9
150.9
2
365.06
Total cost (£)
Single star - - 4225.76 5110.84
Single delta - - 7244.16 8761.44
Double star 12264 12369.84 8451.52 10221.68
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Figure 2.14: MMCC-STATCOM cost assessment.
2.3.3.3 Redundancy
Redundancy here is the number of distinct combinations of switch states
which gives rise to the same sub-module output voltage. For example, the 3L-
FC half bridge module has one redundancy since the switch states for
charging its inner capacitor and that for discharging it give the same sub-
module output voltage.
The state in which a sub-module operates as an uncontrolled rectifier (i.e. no
switching pulse is applied) is not considered as an operating state, but rather
as a start-up strategy for charging up capacitors of sub-modules in an MMCC.
This is done before normal operation of the MMCC.
The various ways of charging and discharging each sub-module capacitors
and the different MMCC configurations are listed in both Table 2.13 and 2.14
respectively.
From Table 2.13, it can be seen that the FC H-bridge sub-module provides
more redundant states than the rest of the sub-module types. This is
considered an advantage for using FC topology. It is seen that both FC sub-
module inner capacitors are effectively charged and discharged during the
inverter mode by using the necessary switch states without implementing any
feedback control.
From Table 2.14, it can be also seen that the 5-level FC H-bridge implemented
in double star configuration has the highest number of charging and
discharging combinations compared to other configurations. This benefit is at
the detriment of cost and footprint.
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Table 2.13: Possible charging and discharging sub-module and inner
capacitor combinations for different sub-modules
Sub-module
type/Mode of
operation
Sub-module charge/discharge
combination
Unit
Total
Charging Discharging
CSM CA CB CSM CA CB
2L-
half
bridge
Inverting - - - 1 - -
2
Rectifying 1 - - - - -
No. of
ways
1 - - 1 - -
3L-FC
half
bridge
Inverting - 1 - 2 1 -
6
Rectifying 2 1 - - 1 -
No. of
ways
2 2 - 2 2 -
3L-H-
bridge
Inverting - - - 2 - -
4
Rectifying 2 - - - - -
No. of
ways
2 - - 2 - -
5L-FC
H-
bridge
Inverting - 4 4 6 4 4
28
Rectifying 6 4 4 - 4 4
No. of
ways
6 8 8 6 8 8
Table 2.14: Possible redundant combinations of sub-module types across
different MMCC configurations
MMCC
Configurations
Two-level
half bridge
Three-
level FC
half bridge
Three-
level H-
bridge
Five-level
FC H-
bridge
Single star - - 112 392
Single delta - - 192 672
Double star 224 336 224 784
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2.3.3.4 Control complexity
The complexity of control required to do STATCOM operation varies with
different MMCC configurations and sub-module type. This metric will be based
on the number of control variables required to meet correct operation of the
MMCC-STATCOM. The control variables of each configuration are
highlighted in Table 2.15. Control complexity can also be assessed for the
different sub-module types to identify which components need to be controlled
to achieve adequate operation. Table 2.16 shows the required number of
components per sub-module.
The double star topology requires the highest complexity of control when
compared to the other two configurations as seen in Table 2.15. It requires
regulation of the common dc-link voltage, top and bottom arm voltages and
currents, and suppression of the circulating current flowing between phase
arms. It is important to state that circulating current control is only required in
single delta MMCC’s when an unbalanced condition occurs. This will be
discussed in detail in Chapters 6.
Table 2.15: Control complexity assessment for each MMCC-configuration
MMCC
configuration
Common
dc-link
control
Phase
cluster
arm
control
Sub-
module
control
Circulating
current
control
Total
Single star - 1 1 - 2
Single delta - 1 1 - 2
Double star 1 2 1 1 5
Table 2.16: Control complexity assessment for each sub-module type
Sub-module
types
Two-level
half bridge
Three-level
FC half
bridge
Three-level
H-bridge
Five-level
FC H-bridge
Sub-module
capacitor
1 1 1 1
Inner
capacitor
- 1 - 2
Total
control
1 2 1 3
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The 5L-FC H-bridge requires 1 and 2 more levels of control with respect to
both 3L-FC half bridge, 2L-half bridge, 3L H-bridge respectively. This higher
control complexity limits its operation for STATCOM application. However,
control complexity of the 5L-FC H-bridge is reduced to 1 by applying advanced
modulation techniques that ensure adequate natural balancing of the inner
capacitors without needing extra control loops. This will be discussed in detail
in Chapters 3 and 4.
2.3.4 Comparison of Sub-module Concepts for an 11kV MMCC-
STATCOM
Table 2.17, summarises the metrics of the various MMCC configurations using
different sub-module types. The following conclusions can be drawn:
Table 2.17: Comparison of MMCC types based on 11kV STATCOM
MMCC
configuration
Footprint
(m2)
Cost (£) Redundancy
Control
complexity
Single star
3L-H-bridge 5.30 4226 112 56
5L-FC H-
bridge
7.51 5111 392 84
Single delta
3L-H-bridge 9.50 7244 192 96
5L-FC H-
bridge
13.46 8761 672 144
Double star
2L-half
bridge
17.66 12264 224 560
3L-FC half
bridge 21.2 12370 336 560
3L-H-bridge 10.6 8451 224 280
5L-FC H-
bridge
15.01 10222 784 420
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 Single star MMCC: this can be implemented with either 3L-H-bridge
or 5L-FC-H-bridge sub-module types. This configuration requires the
smallest footprint, lowest cost and lowest control complexity compared
to the other MMCC types. However it provides the fewest redundant
states available for charging and discharging sub-module capacitors,
particularly for the 3L-H-bridge. From these considerations, in single
star configuration, the 3L-H-bridge sub-module is the best choice for
the STATCOM.
 Single delta MMCC: this configuration, using 3-level H-bridge, offers
smaller footprint and lower control complexity when compared to the
double star MMCC with the same type of sub-module. The 3-level H-
bridge provides fewer redundant states compared to the 5-level FC H-
bridge. It also offers benefits of lower cost, size and control complexity
compared to the latter. The 5-level FC H-bridge double star
configuration offers more redundancy than its single delta counterpart.
 Double star MMCC: This configuration if built with H-bridge sub-
modules offers the lowest cost, smallest footprint and lowest control
complexity compared to those using the two other types of sub-
modules as shown in Table 2.17. Also in comparison with the 5-level
FC H-bridge single delta configuration, it requires a smaller footprint
and benefits from lower cost. Among the MMCC configurations, the
double star using the half bridge is the least attractive for STATCOM
application because of its high footprint, cost, and control complexity.
A graphical representation has been designed to show the ranking of MMCCs
using different sub-modules in terms of meeting the metrics of assessment.
The ranking order is from 8 (best) down to 1 (worst), as shown in the following
Table 2.18.
From Figure 2.15, the single star configurations using 3-level H-bridge and 5-
level FC H-bridge offer the lowest cost, size, and control complexity among all
the MMCC configurations. The reduction in platform size for both sub-module
types further reduces the total cost of MMCC-STATCOM. This assessment
shows that the choice of a double star configured half bridge sub-modules for
STATCOM does not offer any cost benefit.
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Table 2.18: Comparison of MMCC types based on 11kV STATCOM
MMCC
configuration
Footprint
(m2)
Cost
(£)
Redundancy
Control
complexity
Total
score
Single star
3L-H-bridge 8 8 1 8 25
5L-FC H-
bridge
7 7 6 7 27
3L-H-bridge 6 6 2 6 20
5L-FC H-
bridge
4 4 7 5 20
Double star
2L-half
bridge
2 2 4 1 9
3L-FC half
bridge 1 1 5 1 8
3L-H-bridge 5 5 4 4 18
5L-FC H-
bridge
3 3 8 3 17
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Figure 2.15: MMCC configuration ranking.
2.4 Summary
This chapter has presented a detailed analysis and comparison of the various
MMCC configurations using four sub-module types, namely the 2-level half
bridge, 3-level flying capacitor half bridge, 3-level H-bridge and 5-level flying
capacitor H-bridge as applied to a STATCOM. The different sub-module
concepts have been described through a quadrant system highlighting their
various degrees of freedom. A review of the general classifications of MMCCs
namely SSBC-MMCC, SDBC-MMCC, DSBC-MMCC and DSCC-MMCC was
given with the various sub-module types applicable to them. For the single cell
types, only the H-bridge sub-module types are applicable, while for the double
star cell types both half and H-bridge types are applicable for a STATCOM.
The MMCC configurations have been assessed under the metrics of footprint,
cost, control complexity and redundancy. The 3-level H-bridge under the
single star MMCC provides the lowest footprint, cost, and control complexity,
thus making it the best configuration choice for a STATCOM and this shows
why it is the preferred choice in the industry. Also, the analysis has shown that
the 5-level flying capacitor sub-module single star configuration has better
levels of control complexity, size, and cost when compared to the other MMCC
configurations. This provides more redundant states, and fewer control
feedback loops for capacitor management, than the configurations of the
single star, single delta and double star using 3-level H-bridge submodule.
0
2
4
6
8
Footprint
Cost
Redundancy
Control
complexity
SS-3L-HB
SS-5L FC
SD-3L-HB
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Chapter 3
Carrier-Based Sinusoidal PWM Techniques for Flying
Capacitor Modular Multi-level Cascaded Converter
PWM techniques are most widely used for voltage source converters including
the modular multilevel cascaded converter family. Detailed research has been
carried out on various ways of implementing PWM control of the modular
multilevel cascaded converters, and several methods have been established;
these are phase disposed PWM (PD-PWM), swapped carrier PWM (SC-
PWM) and phase shifted PWM (PS-PWM). This chapter investigates the
application of these PWM techniques to a three-phase Flying Capacitor
Modular Multilevel Cascaded Converter. This comprises two serially
connected five-level flying capacitor converter modules, giving nine voltage
levels per phase. The fundamental principles and implementation schemes of
these PWM schemes are discussed. A contribution of this research is the
evaluation of the performance of each PWM method, in terms of natural
capacitor voltage balancing, converter power loss, waveform harmonics, and
switch utilisation. This has not before been reported and is now discussed in
this chapter.
3.1 Performance Metrics for FC-MMCC Modulation
Techniques
The circuit diagram of the flying capacitor MMCC used for evaluating the PWM
techniques is shown in Figure 3.1. It uses a five-level flying capacitor H-bridge
as the basic sub-module, which is formed by connecting two three-level FC
half bridges sharing one capacitor CSM. Further splitting this FC sub-module,
there are 4 switch cells; cells 1A and 1B consist of complementary switch pairs
Sa1:Sa4 and Sb1:Sb4 having CSM connected across them, while 2A consists of
switch pairs Sa2:Sa3 with inner capacitor CA and 2B has switch pair Sb2:Sb3
and inner capacitor CB connected across them. Six such FC sub-modules are
used to form a three phase bridge; two are cascaded per phase and the three
phase - limbs are connected in a single star configuration.
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Figure 3.1: FC-MMCC circuit structure [35].
For ease of explanation, the nomenclature described below is applied
 Unit cell: this refers to a pair of complementary switches having a
capacitor connected across them, such as 1A, 1B, 2A and 2B above.
 Switching frequency (fS): this refers to the number of switching
transitions per unit cell in a fundamental cycle.
 Sub-module switching frequency (fSm): this is the number of
switching transitions experienced by a sub-module within a
fundamental cycle.
 Equivalent switching frequency: this is the number of switching
steps observed over the multi-level output voltage within a fundamental
cycle.
 Frequency modulation index (mf): this is the ratio of the switching
frequency to the fundamental frequency fo:
o
S
f f
f
m  . (3.1)
 Amplitude modulation index (ma): this is the ratio of the desired
voltage amplitude to the sum of all sub-module capacitor voltages.
3.1.1 Natural Voltage Self-Balancing Ability
Ideally, under steady-state conditions by PWM control, the inner capacitor
voltages of the FC-MMCC should be self-balanced. This is achieved by having
the converter cell capacitors exchange zero net active power with the ac side
over one or several fundamental cycles. However, the net charges of the inner
flying capacitor voltages may not be zero over one or several cycles of
operation, causing voltage deviations or drift, which is rephrase as follows:
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 Capacitor voltage drift: this phenomenon occurs when the current
magnitudes and durations of charging and discharging of the inner
capacitor are unequal, resulting in the real capacitor voltage moving
systematically away from its nominal value over a number of
fundamental cycles.
 Capacitor voltage deviation: this more rapid voltage cycling is due to
the inner flying capacitor balanced charging and discharging within one
fundamental period. Its magnitude depends on the inner flying
capacitance and the switching pulses synthesized by the modulation
scheme.
Figure 3.2: Graphical illustration of capacitor voltage drift and variation [35].
Natural voltage balancing of inner flying capacitors, i.e. CA and CB, is an
important attribute for evaluating PWM schemes for FC-MMCC. An ideal
PWM technique should enable inner flying capacitor voltages to be self-
balanced under open-loop mode with no capacitor voltage measurement. This
means that the mean current flowing in all capacitors is zero under steady-
state conditions, giving zero voltage drift. Inner capacitor voltage with
minimum deviation and zero drift minimises harmonic distortion of the inverter
output voltage and reduces capacitance.
3.1.2 Power Loss
Power losses of an MMCC are mainly due to the conduction and switching
losses of the switching devices (power transistors and diodes). Two methods
have been applied for calculating them. One uses a mathematical model of
the current waveform in each switch [149] and the other an average model
based on piecewise linear characteristics of semiconductor devices obtained
from the manufacturer’s datasheet. In this research, the losses are evaluated
as not only depending on the instantaneous current through the switches and
but also on the instantaneous junction temperature of each device. Losses
due to flying capacitor equivalent series resistance (ESR) are also included.
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3.1.2.1 Conduction loss
This is the loss due to the on-state voltage drop of a semiconductor switching
device when current flows through it (i.e. during its conduction period) [150,
151]. Conduction losses can either be evaluated through simulations which
are fed with precise curve-fit data for the device on-state voltage as a function
of current [149, 152] or by an analytical method using a piecewise linear
approximation to the same current-voltage characteristics to compute average
conduction losses [153, 154]. Using the analytical method, the on-state
voltage drop is expressed as:
condONocondcond iRViV .)(  (3.2)
where Vcond is the forward voltage drop, RON is either the IGBT (RON_CE)
collector emitter on-state resistance or diode (RON_D) on-state resistance, Vo
denotes either the IGBT (VCEO) zero current collector-emitter voltage or diode
(VFO) zero current forward voltage and icond is the instantaneous value of
converter phase current through the device and it is denoted ic for an IGBT
and if for a diode. This method only considers the semiconductor device
characteristics through a linear relationship without taking into consideration
their junction temperature. For this analysis (3.2) is simplified as a function of
current and device junction temperature which is expressed as [155]:
))(),(()( tTtiftV jcondcondcond  . (3.3)
The conduction energy loss, Econd, for either an IGBT or a diode within a
switching period to-t is expressed as;

t
t
condcondcond dttVtiE
0
)().( . (3.4)
The average conduction power losses across a semiconductor device is a
function of both switching frequency fs and Econd and is expressed as:
condScondavg EfP ._  (3.5)
where Pavg-cond can be written as either Pavg-condT (IGBT) or Pavg-condD (diode)
respectively.
Thus the total conduction loss across a switch is expressed as:
condDavgcondTavgcond PPP __  . (3.6)
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3.1.2.2 Switching loss
The switching power losses are due to the finite time taken for a
semiconductor device to change from on to off states and vice versa. These
power losses are dependent on the load current, the voltage across the
switch, and the switching frequency [151, 156-162]. It is impractical to
evaluate switching power losses using sampled data over such a short
switching interval which normally ranges from a few nanoseconds to fractions
of a microsecond. In this research, the switching losses are accounted for by
evaluating an energy impulses after each turn on and turn off events, and they
depend mainly on the current through the IGBT and diode and their respective
junction temperatures. Thus, the switching loss PS is calculated as:
)( __ OFFsONsSS EEfP  (3.7)
where ES_ON is the IGBT turn on energy loss, ES_OFF is the IGBT turn off energy
and reverse recovery diode loss. And are defined as:
))).((),((
Re_
__
fCE
CE
TjcONSONs V
VtTtifE  (3.8)
))).((),(())).((),((
Re_
_
Re_
__
fF
F
DjFOFFS
fCE
CE
TjcOFFSOFFs V
VtTtif
V
VtTtifE   (3.9)
where fS_ON and fS_OFF are the switching energy functions for turn-on and turn-
off energies.
Tj-T and Tj-D are respectively the junction temperatures of IGBT and diode
VCE_Ref, VF_Ref are the reference voltages for IGBT and diode switching losses
derived from their respective data sheets.
3.1.2.3 Flying capacitor loss
Losses in the flying capacitors of the FC-MMCC are accounted for by the
products of their internal equivalent series resistance (E.S.R) RCap and the
current flowing through them during both charging and discharging periods
[155]. The capacitor energy loss Ecap is expressed as:

t
t
Capcap dtRdt
dvCE
0
.)( 22 . (3.10)
For the FC sub-module flying capacitors, such as CA and CB in Figure 3.1,
either a charge or discharge transition occurs between a time interval t0 - t.
The average power loss within this time interval is expressed as:
capScapavg EfP ._  . (3.11)
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3.1.2.4 A Power Loss Estimation Algorithm
The total power loss for a switching device can be estimated by combining the
conduction and switching losses evaluated separately using the equations
already described in the previous subsections. However, in this research, a
more accurate loss estimation algorithm is applied. This uses the IGBT
characteristic curves between IC, Tj-T and VCE, as shown in Figure 3.3(a), which
is given in the device data sheet [29]. According to device measured current
and temperature values these curves, embedded in the power loss calculation
model as a look-up table, give the device on-state voltages VCE. Likewise, the
characteristic curves for diode forward voltage VF are also embedded as a
look-up table in the model. As illustrated in Figure 3.3(a), these tables enable
VCE and VF evaluations at two different device junction temperatures (125°C
and 150°C). Voltage values which are not given in these tables are estimated
by interpolation. These obtained values are then used to evaluate device
conduction losses using equations (3.4)-(3.6). For switching power loss
calculation characteristics curves of IGBT switching energy losses, shown in
Figure 3.3(b), is used. Applying different values of device current and voltage,
these curves give ES for IGBT at the same two junction temperatures as that
for conduction loss. These curves are also embedded as a set of look-up
tables. The next procedure following ES evaluation calculates switching loss
using equation (3.7).
A thermal circuit model is used for evaluating the device instantaneous
temperature Tj. This applies the average power loss values obtained for each
device, and the device thermal impedance. According to device data sheet,
the device thermal impedance values considered include a junction to case
(RthJC), case to heat sink (RthCH), and heat sink to ambient ((RthH) impedance
as seen in Appendix B1. Figure. 3.4(a) shows the structure of the thermal
circuit model for a device pack consisting of a diode and an IGBT.
Based on the above-described procedure, a power loss evaluation algorithm
is derived aggregating both conduction and switching losses over a
fundamental cycle for each IGBT and diode. Using measured device current
this algorithm works iteratively in evaluating converter total power loss in real
time operation. The procedure of this evaluation algorithm is listed below;
 The device junction temperature is initially set to the measured ambient
temperature value.
 Individual device on state voltage VCE or diode forward voltage VF are
estimated using their current (either IC or IF) and junction temperatures.
 Device switching energies are calculated using their look-up table.
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 Both on state voltage and switching energies are applied in calculating
either diode PTotal D or IGBT power losses PTotal T.
 Device power losses are fed into the thermal circuit model in evaluating
their corresponding device junction temperature.
With the newly evaluated temperature values, the iteration process completes
and returns to the beginning to calculate the new power loss values. This
process repeats until the device junction temperature and power loss values
settle to constants. The algorithm has been applied to assess the efficiencies
of an MMCC under different PWM schemes and will be described in the
preceding subsections. Figure 3.4 (b) shows the algorithm which is applied to
a simulated FC-MMCC.
(a)
Tj_T
Ic
VCE
Ic
Tj_T
(b)
Es
Figure 3.3: Characteristic curves for (a) ic and Tj_T vs VCE and (b) ic and Tj_T
vs ES.
- 58 -
Figure 3.4: (a) Thermal and (b) loss evaluation model for an FC-MMCC.
3.1.3 Total Harmonic Distortion (THD)
This metric is used to assess the output voltage waveform performance. The
THD of a voltage waveform primarily depends on the PWM methods used and
switching frequency and is defined as:









,..3,2
2
1n
n
V
VTHD (3.12)
where V1, and Vn refer to the rms values of the fundamental and nth harmonic
component present in the converter output voltage. For this analysis, the
unipolar switching method is applied to all PWM methods tested.
3.1.4 Sub-module Switch Utilization
This metric is used to investigate the switches within a sub-module that are
evenly or unequally stressed/utilized over a fundamental period. This implies
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that if some switches are more stressed within a sub-module, these switches
will be more prone to failure.
3.2 Carrier Placement PWM Techniques
Detailed research has been carried out over the years on the carrier
placement-based pulse width modulation techniques for multilevel converters
[51, 163-169]. In principle, this compares triangular carrier signals with
sinusoidal reference signals, the obtained switching pulses which synthesize
the reference signals are applied to control the converter switches [164].
The choice of a carrier placement strategy depends on the requirement of the
application. These carrier placement modulation techniques can broadly be
grouped into two namely; the vertical and horizontal placement techniques.
The former has multiple triangular carrier waves displaced along the voltage
axis at different voltage levels, each relates to a complementary switch pair.
There are in general three such methods; phase disposition PWM (PD-PWM),
phase opposition disposition PWM (POD-PWM) and alternative phase
opposition disposition PWM (APOD-PWM). For the horizontal carrier
placement schemes, multiple triangular carrier waves are displaced along the
horizontal (time or phase angle) axis from each other with equal phase shifts.
All these techniques have been discussed in detail by Holmes et al [165].
In this section, the PD-PWM, swapped carrier PWM, and PS-PWM applied to
control the FC-MMCC are discussed and compared below.
3.2.1 Phase Disposed PWM (PD-PWM)
This also called the level shift PWM, involves displacing the triangular carriers
vertically according to the voltage levels. The number of the triangular carriers
used is determined by the number of distinct voltage levels minus 1 and for
the five level FC-MMCC example used in this research, four triangular carrier
signals are used. The four level-shifted carriers are all in phase and equally
spaced from -1 to +1. They are compared with two reference signals which
are phase shifted by 1800 and with the same magnitudes and frequency. The
PD-PWM scheme implemented for phase A of the FC-MMCC is illustrated in
Figure 3.5. The four carrier signals are compared with two sinusoidal
reference signals with their respective magnitudes +Vref and -Vref. Frequency
modulation index mf =15, and amplitude modulation index ma =0.8 are applied.
The resultant pulse signals, as shown in Figure 3.5, are applied to control eight
complementary switch pairs in the two chained FC sub-modules. The first two
(red and orange) are for two left limb switch pairs Sa1:Sa4 and Sa2:Sa3 in sub-
module 1. The second two (green and blue) are to fire the same left-limb
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switch pairs in sub-module 2. The third pair and fourth pair of pulse signals
fire switch pairs. Sb1:Sb4 and Sb2:Sb3 on the right-hand-side limbs of sub-
modules 1 and 2.
Figure 3.5: Phase disposed PWM for FC-MMCC at mf =15.
3.2.1.1 Natural Voltage balancing ability
The inner flying capacitor voltage natural balancing ability of the FC-MMCC
under steady-state is investigated when controlled by the above PD-PWM
switching signals. The voltage waveforms of these capacitors in sub-modules
1 and 2 and their corresponding switching signals as illustrated in Figure 3.6
are used for this analysis.
(p
u)
Time (s)
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Figure 3.6: PD-PWM switching actions for investigating sub-module flying
capacitor variation.
As observed from waveforms in this figure, starting from voltage = 50V, the
inner flying capacitors in both sub-modules experience equal charging and
discharging durations, For example for sub-module 1, voltage falling interval
a equals voltage rising duration b, while for sub-module 2, voltage falling
c
Discharging period
Charging period
d e
f
Discharging period
Charging period
a b
Time (s)
Time (s)
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interval c and d equals voltage rising period e and f. Thus resulting in zero
voltage drift over every fundamental cycle. However, the voltage deviation
across each FC sub-module differs. This is accounted for by the switching
actions of (Sa1:Sa2 and Sb1:Sb2) switches in each sub-module. For sub-module
1, the mean voltage deviation is about ±70% because over each half
fundamental cycle, the pulses applied across Sa1=0, Sa2=1 has longer
durations which discharges and charges CA in each half of the fundamental
cycle. Whilst for sub-module 2, both CA and CB experience mean voltage
deviation of about ±8%, which is attributed by (Sa1:Sa2 and Sb1:Sb2) switches
having shorter durations of charging and discharging states compared to
longer periods when both switches are high (i.e. CA and CB are bypassed)
over each fundamental cycle.
As a result of the large Flying capacitor voltage variation in sub-module 1, the
spectral quality of the output voltage waveform will be adversely affected. The
performance of natural voltage balancing of the flying capacitors makes this
PWM method undesirable for some applications.
3.2.1.2 Power losses
Conduction loss
As observed from Figure 3.7, modulation index affects both IGBT and diode
conduction losses in different ways, i.e. when ma increases, the conduction
periods of the IGBTs increase, while those of the diodes reduce (see Figure
3.8(a)). Therefore, the ratio of the diode to IGBT conduction losses decreases
as ma increases (see appendix B2). It is also observed that, for the same
reference magnitude, increasing the switching frequency has no impact on the
conduction loss occurring in the IGBTs and diodes. As illustrated in Figure
3.8(b), the conduction losses for the same ma at carrier frequencies fs=0.75
kHz, 1.5 kHz and 3.0 kHz are the same.
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Figure 3.7: IGBT and Diode conduction losses.
Figure 3.8: (a) variation in reference signal ma; (b) variation in carrier signal
frequency.
Switching loss
As observed in Figure 3.9, FC-MMCC switching loss increases as switching
frequency increases. The number of switching transitions increases by a
factor of 2 as the switching frequency increases from 0.75 kHz to 1.50 kHz
(see Figure 3.8(b)). Also, as modulation index increases for a fixed switching
frequency, the number of switching transitions remains the same, see Figure
3.8(a). The diode switching loss is nearly about 25% of the IGBT switching
loss as seen in Figure 3.9.
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Figure 3.9: IGBT and Diode switching loss.
Flying Capacitor losses
Due to the difference in voltage deviations between the inner flying capacitors
of sub-modules 1 and 2, the power dissipations in both are unequal as seen
in Figure 3.10. It can be seen that the area of the charge/discharge region of
each sub-module inner capacitor (see Figure 3.6) has a direct relationship
with the power loss shown (see appendix B4).
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Figure 3.10: Flying capacitor loss.
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Total loss
As observed from Figure 3.11, as ma increases, the total power loss
increases, which is mainly contributed by IGBT conduction losses. Likewise,
increase in total loss is only accounted for by the IGBT and diode switching
losses as switching frequency increases. In addition, the power loss
contribution of the IGBTs, diodes and inner floating capacitors with respect to
the total loss are 60%, 15% and 25% respectively.
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Figure 3.11: Total Losses.
3.2.1.3 Total harmonic distortion (THD) analysis
In analysing the spectrum quality of the FC-MMCC output voltage, the Fourier
series of the instantaneous voltage signal v(t) generated by the carrier
placement scheme is used [165]. This is expressed as:
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(3.13)
where a00 represents the amplitude of the DC offset and should always be
zero for all modulation strategies investigated in this chapter.
0.6 0.7 0.8 0.9 0.6 0.7 0.8 0.9 0.6 0.7 0.8 0.9
0.75 kHz 1.5 kHz 3.0 kHz
- 66 -
a0n and b0n, are for reference fundamental component and its harmonics with
index n, and often refer as the baseband harmonics. am0, bm0 and amn, bmn
represent the amplitudes of carrier and sideband harmonic components,
where n and m represent the index variables for the baseband and carrier
harmonics.
T 20  and CC T 2 are the reference and carrier signal angular
frequencies, 0 and C phase shifts of the reference and carrier signals.
According to (3.13), the first DC offset term is zero, the second term
represents the fundamental component surrounded by baseband harmonics.
For the carrier placement method, all baseband harmonics before the
equivalent carrier switching frequency are totally suppressed except the
fundamental signal. The third term is the harmonic element at carrier signal
frequency and its multiples. The fourth term represents the sideband
harmonics resulting from the difference between the carrier and baseband
harmonic components.
For this modulation method, it ideally gives good harmonic performance when
three-level H-bridge sub-modules are used. However if using the five-level
FC H-bridge sub-modules, the flying capacitor voltages deviate too far from
their nominal values causing poor spectral quality of the output voltage
waveform. Figure 3.12 shows the ideal phase and line-line voltage waveforms
with ma=0.8 and mf =15. From the harmonic spectrum of the phase voltage
shown in Figure 3.13(a), it can be seen that all baseband harmonics and
harmonics at twice the switching or carrier frequency and its multiples are
suppressed except the fundamental and sideband harmonics due to the
unipolar switching. These sideband harmonics frequencies are expressed as:
  ofoh fkmjfhf  )2( (3.14)
where j=1, 2, 3… k=1, 3, 5 …odd number,
The total harmonic distortion of the phase voltage waveform is 12.10%. From
the Figure 3.13, the first sidebands before and after the 2mf are evaluated
using (3.14) as:
  Hzf 145050115229  ,   Hzf 155050115231  (3.15)
Likewise, for the line voltage spectrum, all the 3rd order harmonics are
suppressed and the sideband harmonics appear around the even multiples of
mf. The total harmonic distortion for the line voltage waveform is 9.25% as
illustrated in Figure 3.13 (b).
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Figure 3.12: (a) Phase voltage waveform, (b) Line-line voltage waveform.
The harmonic order for the line voltage spectrum can be expressed using 3.13
but with j=1, 2, 3… k=1, 5, 7 …odd numbers excluding multiples of 3.
However using PD-PWM to control a nine-level FC-MMCC, the phase and line
voltage spectra as shown in Figure 3.15 (a) and (b), has some baseband
harmonics around the fundamental. These are introduced by the large voltage
deviation of the flying capacitors CA and CB of sub-module 1, hence creating
distortions on the output voltage waveform having a THD of 17.86%. The
sideband harmonics (i.e. for both phase and line voltage spectra) appear
around the carrier frequency as shown in Figure 3.15. Figure 3.16 illustrates
a 3-D plot of phase voltage THD as a function of modulation frequency and
amplitude modulation index. As expected, THD reduces drastically as ma
increases, while it reduces slightly when mf increases.
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Figure 3.13: (a) Phase voltage spectrum, (b) Line voltage spectrum.
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Figure 3.14: (a) Phase voltage of the FC-MMCC (highlighting the
intermediate voltage levels that are contributing to the distortion of voltage
waveform) and (b) Line voltage.
3.2.1.4 Sub-module switch utilization
It is seen from Figure 3.5, that the conduction periods are different for each
sub-module switch, and hence the conduction losses are different for different
switches. From Figure 3.17, switches Sa1, Sa3 show less conduction loss than
Sa2, Sa4. This uneven switch utilization across the five-level FC sub-module
affects the charging and discharging of the sub-module capacitors, making
this topology unattractive for active power filtering and FACTS application.
The unequal utilization also results in uneven heat distribution across sub-
module switches.
Discharging of CA and
CB in sub-module 1
Charging of CA and CB
in sub-module 1
Time (s)
Time (s)
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Figure 3.15: (a) Phase and (b) line voltage spectra.
Figure 3.16:3-D plot of Total harmonic distortion as a function of ma and mf.
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Figure 3.17: Sub-module Switch utilization conduction losses.
3.2.2 Swapped Carrier PWM (SC-PWM)
To handle the shortcomings of the PD-PWM technique when applied to FC-
MMCC, a new modulation technique known as swapped or rotational carrier
PWM was developed. In this method, the level of the carrier signals are
rotated in an orderly manner either at the end of each quarter fundamental
cycle or at the end of each carrier wave cycle. These distinct swapping
patterns are referred to as method 1 and method 2.
With the two anti-phase modulating signals compared with four carrier signals,
carrier signals 1 and 2 control complementary pair (Sa1:Sa4, Sb1:Sb4) and
(Sa2:Sa3, Sb2:Sb3) and in sub-module 1 while carrier signals 3 and 4 are for
switches in sub-module 2. A modulation frequency index mf =15 is applied.
3.2.2.1 Method 1 - Quarter fundamental cycle rotation
Figure 3.18 shows this method. The colour code in Figure 3.5 (PD-PWM) is
maintained for reference. Here the two carriers, (Red and Green) that lie
above x – axis and intersect with the positive reference +Vref, are dedicated
for sub-module 1 Left-Hand-Side (LHS) switches Sa1:Sa4 and Sa2:Sa3. They
interchange their vertical positions after every quarter of the reference signal
cycle (Tm/4). The other two carriers (Blue and Brown) lying below the x – axis,
and also intersecting with +Vref, are for sub-module 2 LHS switches Sa1 and
Sa2 and change positions at the same quarter cycle instants. This procedure
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is also applied to control sub-modules 1 and 2 RHS switches, Sb1:Sb4 and
Sb2:Sb3.
This sequence of alternating positions is repeated for the other two carriers
in the second (i.e. negative) half cycle. After the first fundamental cycle Tm,
the two carrier signals, either above or below the x-axis are transposed, i.e.
red (signal-1) shifts to level 2, green (signal-2) up to level 1, blue (signal-3)
down to level 4 and brown (signal-4) up to level 3. Then the quarter cycle
swapping procedure applied during the first fundamental cycle is repeated.
This two carrier rotational sequences (i.e. for signal-1, level 1 to level 2 first
fundamental cycle and level 2 to level 1 second fundamental cycle) are
repeated for every two fundamental cycles. The effect of this quarter cycle
swapping is that it brings a phase shift equal to the duration Tm/4 between the
two resultant adjacent pulse signals during each positive and negative half of
the modulating signals.
3.2.2.2 Method 2- Carrier cycle rotation method
Figure 3.19 shows this method. The two carriers across the positive and
negative of the reference signals swap their positions after each carrier cycle
(TC), namely the Red (carrier signal -1) and the green (carrier signal-2) swap
their positions every carrier cycle. The same applies to blue (carrier signal -3)
and brown (carrier signal-4). This sequence of swapping positions is repeated
for a fundamental cycle period Tm. At the beginning of the second fundamental
cycle, the swapping sequence is transposed such that carrier signal-1
occupies the former position of carrier signal-2, carrier signal-2 occupies the
former position of carrier signal-1. Likewise, carrier signal-3 and carrier signal-
4 swap their previous positions at the first carrier cycle. These two carrier
rotational sequences are repeated for every two modulating cycles. This
method creates a phase shift equivalent to the duration TC between the two
adjacent carrier signals in controlling sub-module 1 and 2.
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Figure 3.18: Quarter fundamental cycle rotation method for FC-MMCC.
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Figure 3.19: Carrier cycle rotation method for FC-MMCC.
3.2.2.3 Natural balancing ability
Using the switching signals generated by the above two carrier swapping
PWM techniques, the natural voltage balancing ability of the FC-MMCC’s
inner flying capacitors is assessed over two modulation cycles. Figure 3.20
shows the switching signals for Sa1 and Sa2, and those for Sb1 and Sb2,
together with the voltage waveforms of their corresponding inner capacitors,
CA and CB, when Method 1 is used. In Figure 3.21 the switching signals for
the same pairs of devices and voltage waveforms of the same inner capacitors
under Method 2 are displayed.
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Figure 3.20: Quarter cycle rotation PWM switching actions for investigating
sub-module flying capacitor variation
Figure 3.21: Carrier cycle rotation PWM switching actions for investigating
sub-module flying capacitor variation.
As observed from both sets of diagrams, the patterns of switching pulses for
LHS Sa1 and Sa2 and those for RHS Sb1 and Sb2 are symmetrical except for
the phase shifts over two fundamental cycles. Consequently if, during the first
fundamental cycle, the switching signals cause the inner flying capacitors to
discharge, they would result in the same capacitors being charged during the
second cycle, and vice versa. Also the ampere-time products for charging and
discharging intervals would be equal, making the voltage drift to be zero.
Discharging in cycle 2
Discharging in cycle 2
Charging in cycle 1
Charging in cycle 1
A
Discharging in cycle 2
B
Charging in cycle 1
Charging in cycle 1
C
Discharging in cycle 2
D
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For the quarter cycle rotational method as shown in Figure 3.20, it is observed
that due to spreading the carrier swapping sequence over half a cycle of the
modulating signal, the inner flying capacitors voltages vary by ±35% during
the first and second fundamental cycle. This same swapping sequence is
implemented with two carrier cycles (i.e. carrier cycle rotation method) causing
the inner capacitors to deviate by ±10% under both fundamental cycles. The
difference in capacitor voltage deviation between both methods lies with the
duration if the switches when CA and CB are bypassed. In contrast, the PD-
PWM scheme experiences longer durations of charging and discharging
switch operating states compared to the SC-PWM. Thus, the swapped carrier
PWM can achieve natural balancing with less voltage deviation compared to
the phase disposed PWM.
3.2.2.4 Power loss
Conduction loss
Similar relationships between conduction losses and ma, mf discussed for PD-
PWM exist for both swapped carrier PWM methods, as can be seen in Figure
3.22 and Figure 3.23 respectively. As observed across Figure 3.24(a) and
Figure 3.24(b), the carrier Method 2 experiences more conduction periods
than the Method 1 quarter cycle PWM corresponding to conduction losses of
27.90W and 29.65W respectively at fs=0.75 kHz and ma=0.8 (see appendix
B7-B8).
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Figure 3.22: Quarter cycle rotation PWM IGBT and Diode conduction loss.
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Figure 3.23: Carrier cycle rotation PWM IGBT and Diode conduction loss.
Figure 3.24: Variation in reference signal ma (a) Quarter cycle rotation PWM;
(b) Carrier cycle rotation PWM.
Switching loss
Under both swapped carrier methods, the switching losses increase by a
factor of two as switching frequency increases from 0.75 kHz and 1.5 kHz
respectively as seen in Figure 3.25 and Figure 3.26. The difference in
switching losses between both methods is solely accounted for by their
number of switching transitions over half a fundamental cycle (see Figure
3.24). The diode switching loss is nearly about 25% of the IGBT switching loss
as seen in Figures 3.25 and 3.26.
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Figure 3.25: Quarter cycle rotation PWM IGBT and Diode switching loss.
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Figure 3.26: Carrier cycle rotation PWM IGBT and Diode switching loss.
Flying Capacitor losses
The power losses across both sub-module inner flying capacitors of both
methods are equal (see Figure 3.27 and Figure 3.28). This is because the
area of charge/discharge region of each inner capacitors (see Figure 3.20 and
Figure 3.21) are equal.
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Figure 3.27: Quarter cycle rotation PWM Flying capacitor loss.
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Figure 3.28: Carrier cycle rotation PWM Flying capacitor loss.
Total loss
The relationship expressed under PD-PWM scheme between total losses with
ma and mf is similar under these methods. In contrast, the Carrier cycle
rotation PWM incurs higher total losses compared to the Quarter cycle rotation
PWM.
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Figure 3.29: Quarter cycle rotation PWM total loss.
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Figure 3.30: Carrier cycle rotation PWM total loss.
3.2.2.5 Total harmonic distortion (THD) analysis
The phase voltage and line-to-line voltage waveforms, and their frequency
spectra, for the two swapped carrier PWM methods are shown in Figures
3.31- 3.34. The harmonic orders in the spectra of the phase and line output
voltage waveforms are expressed below using unipolar switching:
Phase voltage:    ofoh fkmjfhf  2 (3.16)
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where j=1, 2, 3… k=1, 3, 5 …odd number for phase voltage while for line
voltage j=1, 2, 3… k=1, 5, 7 …odd number, excluding odd multiples of 3.
The THDs for the phase and line output voltage waveforms are 16.92%,
15.55% for Method 1 and 12.68%, 9.74% for Method 2. The difference in
spectrum quality for both methods lies in the fact that for the quarter cycle
method, some baseband harmonics are present around the fundamental
frequency while for the carrier cycle method, the baseband harmonics are
suppressed up to sidebands found around 2mf. These baseband harmonics
are introduced by the large voltage deviations experienced by the inner flying
capacitors. These variations in the flying capacitor voltages create distortion
in the output voltage waveforms as seen in Figure 3.31 (phase voltage
waveform for quarter cycle method). Figures 3.35 and 3.36 show the 3-D plot
of phase voltage THD as a function of mf and ma for both methods. As can be
seen, the carrier rotational method provides better THD performance
compared to the quarter cycle method.
Figure 3.31: Quarter cycle method (a) Phase, (b) line voltage waveforms.
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Figure 3.32: Carrier cycle method (a) Phase, (b) line voltage waveforms.
3.2.2.6 Sub-module switch utilization
From Figures 3.37 – 3.38, switches Sa1, Sa2 exhibit less conduction loss than
Sa3, Sa4. But the variation in sub-module switch utilization is lower compared
to the PD-PWM scheme.
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Figure 3.33: Quarter cycle method highlighting (a) phase and (b) line voltage
spectra.
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Figure 3.34: Carrier cycle method highlighting (a) phase and (b) line voltage
spectra.
Figure 3.35: Quarter cycle PWM 3-D plot of Total Harmonic Distortion as a
function of ma and mf.
Figure 3.36: Carrier cycle PWM 3-D plot of Total Harmonic Distortion as a
function of ma and mf.
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Figure 3.37: Quarter cycle PWM sub-module switch utilization conduction
losses.
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Figure 3.38: Quarter cycle PWM sub-module switch utilization conduction
losses.
3.2.3 Phase Shifted PWM (PS-PWM)
This is also known as horizontal displacement PWM. This involves the use of
multiple triangular carriers which are equally phase or time shifted from each
other along the horizontal axis. The number of carriers NT required by this
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technique is given by the number of voltage levels m, minus 1. For the two
sub-module cascaded FC-MMCC, four triangular carrier signals are required
in total; two for each sub-module (i.e. for unipolar switching). The constant
phase angle delay αc between carriers is expressed as:
T
c N
0180
 (3.17)
where NT is the total number of triangular carriers and in this case it is 4, so
αc =450.
The PS-PWM scheme implemented for the FC-MMCC and the resultant pulse
trains for the switches of two cascaded FC modules in one phase limb are
illustrated in Figure 3.40. The four phase-shifted carrier signals are compared
with the two anti-phased reference signals Vref and –Vref to synthesize
switching signals.
For sub-module 1, Vref compared to triangular carriers 1 (Red) and 2 (Green)
generates switching pulses to drive the complementary switches Sa1:Sa4 and
Sa2:Sa3 and whilst –Vref compared with the same carriers leads to signals to
drive switching pairs Sb1:Sb4 and Sb2:Sb3. In this case, the modulation
frequency index mf =5 is used and ma=0.8. The switching signals for sub-
module 2 are also shown in Figure 3.40.
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Figure 3.39: Phase shifted PWM for FC-MMCC at mf =5.
3.2.3.1 Natural balancing ability
The balancing ability of the PS-PWM scheme for the inner flying capacitors is
investigated using sub-module switching signals shown in Figure 3.40 for one
reference cycle operation.
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Figure 3.40: Phase shifted PWM switching actions for investigating sub-
module flying capacitor variation.
As observed from Figure 3.40, the switching patterns are symmetrical over a
fundamental half cycle. This symmetry results from the repetitive nature of the
switching signals over a fundamental cycle, thus resulting in the
charging/discharging durations in each half modulating cycle to be equal
having a zero voltage drift (i.e. charge/discharge under area A = area B).
Balance is assessed by considering whether the net charge transferred over
one cycle is zero. In this example, the inner flying capacitor voltages deviate
from their nominal values by ±1.5% per cycle. This small deviation is
accounted by the bypass states of CA and CB far exceeding their
charge/discharge operating switch states.
3.2.3.2 Power loss
Conduction loss
Similar relationships between conduction losses and ma, mf discussed for PD-
PWM exist for the PS-PWM scheme, as seen in Figure 3.41.
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Figure 3.41: IGBT and Diode conduction loss.
Switching loss
The switching loss of IGBT and diode increases by a factor of two as switching
frequency increases by 2 as illustrated in Figure 3.42. In comparing with other
carrier PWM techniques, the PS-PWM switching losses is higher than the
other carrier types. This is attributed to the horizontal displacement of carriers
such that when compared to the modulating signal, the number of switching
transition is more compared to vertically displaced carriers.
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Figure 3.42: IGBT and Diode switching loss.
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Flying Capacitor losses
The equal area of charge/discharge of each inner flying capacitor as shown in
Figure 3.40 validates each sub-module flying capacitor experiencing equal
power loss (see Figure 3.43).
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Figure 3.43: Flying capacitor loss.
Total loss
The power loss contributions of IGBT, diode and inner floating capacitor with
respect to the total loss are 64%, 17.8% and 18.2% see Figure 3.44.
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Figure 3.44: Total Losses.
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3.2.3.3 Total harmonic distortion (THD) analysis
The FC-MMCC phase and line voltage waveforms and frequency spectra are
shown in Figure 3.45 and Figure 3.46. For this analysis, mf =15. The harmonic
orders in the spectra of the phase and line output voltage are expressed below
as:
Phase voltage:   ofoh fkmjfhf  8 (3.18)
where j=1, 2, 3… k=1, 3, 5 …odd number for phase voltage while for line
voltage j=1, 2, 3… k=1, 5, 7 …odd number, excluding odd multiples of 3.
As observed from both Figure 3.46 (a) and Figure 3.46 (b), all the baseband,
and sideband around carrier harmonics are suppressed until the 8th multiple
of the carrier frequency. This is because the four phase-shifted carriers and
the two anti-phase reference signals make the equivalent switching frequency
of the FC-MMCC to be eight times the cell switching frequency (i.e. fsw=8 
fs).
The THD for both the phase and line voltages are 12.92% and 9.70%
respectively. For the phase voltage spectrum, all even harmonics are
eliminated with sideband harmonics appearing around 8mf and its multiples,
whilst for line frequency spectrum, all 3rd order harmonics appearing around
8mf and its multiples are eliminated. Figure 3.47 shows the 3-D plot of phase
voltage THD as a function of both frequency and amplitude modulation
indexes for both methods.
Figure 3.45: (a) phase and (b) line voltage waveforms of the FC-MMCC.
Time (s)
Time (s)
- 92 -
Figure 3.46: (a) phase and; (b) voltage spectra (PS-PWM).
Figure 3.47: PS-PWM 3-D plot of Total harmonic distortion as a function of
ma and mf.
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3.2.3.4 Sub-module switch utilization
From Figure 3.48, it is observed that the sub-module switches are equally
utilized over every fundamental cycle. This is because the pulses applied in
controlling the sub-module switches are identical. From appendix B.21, the
switches Sa1, Sa2 and Sb1, Sb2 across a sub-module experience equal
conduction losses.
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Figure 3.48: PS-PWM sub-module switch utilization conduction losses.
3.3 Discussion and Comparison of different Carrier PWM
Techniques
3.3.1Natural Balancing Ability
This is achievable under all the PWM schemes discussed but the amount of
voltage deviation varies between them. This is as observed in Figure 3.49,
which shows the relationship between mf and inner capacitor voltage variation
(i.e. actual voltage deviation/nominal capacitor voltage) for all PWM
techniques. The PS-PWM followed by the carrier-swapped PWM offers the
best voltage deviation compared to the others. This is due to the high number
of switching transitions provided by these schemes.
0.6
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- 94 -
Figure 3.49: Inner flying capacitor voltage with respect to (a) modulation
index and (b) modulation frequency.
3.3.2 Power loss
As seen in Figure 3.50(b), the PD-PWM and quarter cycle PWM give the
highest and lowest conduction losses compared to the other PWM schemes.
This is accounted for by their conduction periods. Figure 3.50(a) shows that
the PS-PWM incurs more switching losses compared to other PWM methods.
This is due to the phase shifting effect of its carrier signals which result in an
equivalent switching frequency of 8mf compared to the 2mf offered by the
vertically displaced methods.
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Figure 3.50: Power losses (a) conduction and (b) switching losses.
The PS-PWM and PD-PWM produce the lowest and highest inner flying
capacitor power losses as seen in Figure 3.51(a). This is because the rate of
charge and discharge has a direct relationship with power dissipated across
the equivalent series resistance of each inner flying capacitor. In addition, the
summation of each device power losses shows that the PD-PWM results in
the highest while the quarter cycle method offers the lowest, see Figure
3.51(b).
1.0 1.5 2.0 2.5 3.0
7
8
9
10
11
Fl
yi
ng
C
ap
ac
ito
rL
os
se
s(
W
)
Switching Frequency (KHz)
PS-PWM
PD_PWM
Quarter Swapped
Carrier Swapped
- 96 -
0.6 0.7 0.8 0.9
20
25
30
35
40
45
50
To
ta
lL
os
se
s
(W
)
Modulation Index Ma
PS-PWM
PD_PWM
Quarter Swapped
Carrier Swapped
Figure 3.51: Power losses (a) Flying capacitor and (b) total losses.
3.3.3 Total harmonic distortion
The PS-PWM and PD-PWM generate the best and worst THDs compared to
the two carrier swapped methods as seen in Figure 3.52. The PS-PWM is
superior because it offers less voltage deviation for its inner flying capacitors
which build-up the intermediate states of the converter output voltage.
Figure 3.52: Total harmonic distortion with respect to (a) modulation index
and (b) modulation frequency.
3.3.4 Sub-module switch utilization
From Figure 3.53, it is seen that in comparing between Sa1 and Sa2 switches
for effective inner flying capacitor balancing,these switches are equally used
for both PS-PWM and carrier – swapped methods, and slightly utilized for the
quarter cycle method while the PD-PWM give the worst utilization.
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Figure 3.53: Sub-module switch utilization.
To graphically analyse these PWM methods for FC-MMCC application, a
scoring system allocating values for each PWM schemes is used. These
values range from 1-4, where first-4 and down to fourth-1. From Figure 3.54,
the PS-PWM scheme offers the best performances followed by the rotational
carrier method.
Figure 3.54: Carrier placement PWM ranking.
3.4 Summary
This chapter has presented four carrier-based PWM schemes for the FC-
MMCC. All schemes were analysed in terms of natural voltage balancing
ability of their inner flying capacitors, power losses, THD and sub-module
switch utilization. In comparison with other three schemes, the PS-PWM
stands out to be the best in all four criteria.
Best
Better
Good
Poor
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Chapter 4
Overlapping Hexagon Space Vector Modulation Strategy
Space vector modulation technique is a well-known and preferred PWM
scheme for voltage source converters of all voltage levels since it offers an
extra 15.5% dc bus voltage utilization [170], and reduced current ripples. This
method cannot be applicable when a phase angle unbalanced exist between
voltage phases. For its control of the basic three-phase two-level converter
the SVM technique uses the three-phase stationary reference frame voltages
to represent each inverter switch state. These states are mapped to the
complex two-phase orthogonal α- plane, hence forming a hexagon. The
reference voltage is represented as a vector in this plane and duty-cycles are
computed for the selected switching state vectors in proximity to the reference.
For multilevel converters, conventional and MMCC, implementation of space
vector modulation technique, though widely known and popular [170-175], is
complicated. In particular, for an MMCC having many modules per phase, the
number of switch states can be large and increases with the voltage levels,
hence the on-line selection of switch states and calculation of duty cycle at
different voltage levels become tedious. In addition, it is difficult to choose
switch states and sequences to simultaneously obtain capacitor voltage
balancing, minimum switching loss and harmonic reductions.
This chapter presents a novel overlapping hexagon space vector modulation
(OH-SVM) technique developed by the author for the control of modular
multilevel cascaded converters. The rationale of the proposed method is
simple; instead of using a single hexagon with multiple regions in the six
sectors to cover multiple levels of voltages, it uses either multiple two-level
hexagons or multiple three-level hexagons which are overlapped on each
other. The number of such hexagons is dependent on the number of cascaded
modules in an MMCC, and switching state selection and duty ratio calculation
can be performed per hexagon and per module without involving complicated
procedures when using a single multilevel hexagon. This scheme offers
flexibility and simplicity for controlling an MMCC with any number of chained
modules.
This chapter starts by reviewing the basic SVM technique for two-level and
multilevel converters. It then describes the new OH-SVM which uses both 2-
level and 3-level hexagons. Comparison between this new SVM and the
conventional multi-level SVM method for controlling an FC-MMCC with two
cascaded modules is performed by simulation studies of these methods. The
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OH-SVM technique using a 2-level hexagon method for two cascaded 3-level
H-bridge converters per phase is experimentally validated.
4.1 Review of the Basic SVM Method
Using the basic SVM technique for controlling a three-phase 2-level VSC with
dc-bus voltage 2dcV , the three phase abc coordinates are projected into α-
β coordinates see Figure 4.1, and the three phase voltages are transformed
to their equivalent α-β representation using Clarke transformation matrix as
expressed in (4.1) below:
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For a 2-level VSC, there are eight switch states used to synthesize the
reference voltage vector refV . Its α-β and abc coordinate forms are expressed
below:
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Using α-β components the magnitude and angular value θ of reference
voltage vector can be expressed as:
22
ref  VVV  (4.3)
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where fs is the sampling frequency.
Amongst the eight voltage vectors, six are active ( 61 VV  ) and two zero ( 0V
and 7V ) states voltage vectors. These are mapped in a two-phase orthogonal
α- plane, hence forming a hexagon constellation pattern in the complex plane
as shown in Figure 4.1. The three-phase reference voltage also mapped in
this plane can be approximated by the selected sequence of the switching
vectors and their corresponding duty-cycles. The magnitude of each switching
state vector is 32 dcV . The magnitude of a vector to the mid-point of the line
between each switching state vector vertex is 3dcV . The amplitude
modulation index, ma, is defined as the ratio of the peak output voltage
sinusoid to the maximum positive available voltage 2dcV . Therefore, the
maximum possible modulation depth for SVM is 1.155 and so it can operate
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with modulation depths above unity, in the same way as sine-triangle PWM
with the 3rd order harmonic injection.
The location of refV determines the voltage vectors involved in active
switching. The volt-second principle is applied in determining the duty cycle of
each voltage vectors when used [174, 176]. This principle states that the
product of the reference voltage vector refV and its sampling period Ts must
be equal to the sum of the product of each three voltage vectors and their
dwell times closest to refV . Using the example when the reference vector refV
is in sector 1 of the hexagon in Figure 4.2, refV is expressed as [165]:
002211ref TVTVTVTV s  (4.5)
where T1, T2 and T0 are dwell times of voltage vectors 1V , 2V and 0V
respectively. Considering refV in sector 1, the reference voltage vector and
the three voltage vectors are expressed as:
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Substituting (4.6) into (4.5) gives:
)3sin3(cos)sin(cos dc2dc1Sref
 jVTVTTjV  . (4.7)
Real components: 3coscos dc2dc1S
dc
ref  VTVTT
V
V
 . (4.8)
Imaginary components: 3cossin dc2S
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 . (4.9)
Substituting the solution of T2 into (4.7), T1 is evaluated as:
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The dwell time for the zero switching state vector is expressed as:
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Figure 4.1: Two-level SVM scheme showing voltage vectors.
θ
V1 for time T1
V2 for time T2
Desired output space
vector Vref
V0 +V7 for time
(Ts-T1-T2)
Figure 4.2: Creation of the desired output space vector with nearest three
switching vectors.
To implement the Space vector modulation technique either a symmetrical
method or a two-phase method is used. For the two-phase method, two zero
switching vectors, 0V and 7V are applied either at the beginning or the end
of each Ts/2 switching period. In particular, if 7V is applied at the end for all
odd sectors and for even sectors, 0V is applied at the beginning. Using the
symmetrical method, both zero vectors are used at the beginning or at the end
of a half switching period alternatively, e.g. if 0V is used at the beginning of
TS/2 then 7V is applied at the end. In the second half cycle 7V is applied first
and 0V is used at the end as shown in Figure 4.3(b). Figure 4.3 shows the
space vector modulation vector patterns for the first sextant under both two-
phase and symmetrical methods. It is claimed that the symmetrical method
offers better output waveform quality while the two-phase method provides
reduced switching losses [177-179].
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Figure 4.3: Vector sequence for the (a) Two-phase and (b) symmetrical
method in the first sextant.
4.2 Space Vector Modulation for Multilevel Converters
Extending the two-level hexagon approach for controlling the multilevel
inverters [173] leads to an increased number of switching state vectors and
hence the increase in control complexity [171-173, 180-182]. For example,
considering a three-phase FC-MMCC formed by two cascaded full-bridge
FCC modules per phase leg, so regarding as two voltage tiers. Each leg’s left-
hand-side (LHS) half-bridge FCs A1, B1 and C1 forms a three-phase 5-level
converter which has 125 switching state vectors hexagon constellation as
shown in Figure 4.5(a). The same applies to the RHS A2, B2 and C2. For either
LHS or RHS converters, the overall vector boundary still has a hexagonal
form, with vertices being the full voltage in each phase. For choosing the
switch states to control the converter and calculating their corresponding duty
ratios, the angular position of reference voltage refV at every sample time
instant has to be identified. This can be difficult due to the extended hexagon.
One method is to divide each of the six hexagon sectors into multiple equal
triangles, and check which triangle encircles the vertex of refV . Naturally as the
number of voltage levels increases, the numbers of both the switching vectors
and triangle sections increases. The 5-level hexagon has 96 triangular regions
over six sectors with 16 small triangles per sector as shown in Figure 4.5(a)
and (b). In general, if n is the number of voltage levels (from 0 to +Vmax or –
Vmax to 0) per phase limb, the total numbers of triangular regions, nT, is:
2
T )1(6  nn (4.12)
and the number of switch states, nV, required to synthesize a reference
voltage for an n-level converter structure is:
3
v nn  . (4.13)
Consequently, the modulation process, involving reference vector region
determination, switch states selection, and later duty cycle calculation,
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becomes complicated and time-consuming. Also, it is difficult to determine the
sequence of switch states to simultaneously obtain capacitor voltage
balancing (i.e. inner flying capacitors for 5L-FCC), minimum switching loss
and harmonic reductions at a low switching frequency.
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Figure 4.4: 5-level hexagon SVM implementation on two cascaded 5-Level
FCC.
Also like the carrier-based PWM method in Chapter 3, unipolar switching
technique may be applied, so two reference voltage vectors are identified
across the sectors during every switching instant. For the two cascaded 5-
level FCC shown in Figure 4.5, 9-level hexagon will be required to control the
cascaded 9-level FC-MMCC, to reduce the ease of implementation a 5-level
hexagon having two reference voltage vectors refV and 'refV that are
antiphase to each other are applied as shown in Figure 4.6, where each
reference voltage vectors commences in sector 5 and 2. Table 4.1 shows the
regions corresponding to each modulation index range. Table 4.2 highlights
the complex conditions used in selecting each region based on the reference
voltage decompose into its α-β vector magnitude as defined in equations
(4.18)-(4.19). Figure 4.7 shows how the triangular regions within each sector
is determined using a reference voltage vector refV having a modulation index
ranging within 0.75 ≤ma≤1. 
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Table 4.1: Region selection based on ma=Vref/Vdc
Modulation index
ma
Regions
0.75≤ma≤1 R1→R7
0.5<ma≤0.75 R8→R12
0.25<ma≤0.5 R13→R15
0<ma≤0.25 R16
Figure 4.5: Conventional Multilevel-SVM (a) Hexagon for a 5-level SVM and
(b) Sector 1 of the 5-level hexagon.
Figure 4.6: Sector identification for 5-level hexagon reference vectors.
(a) (b)
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Table 4.2: Selection criteria for regions R1→R7
Criteria Regions
Vsα>0.75, VSβ<0.25 R1
0.5<Vsα<0.75, VSβ<0.25, Vsα +VSβ>0.75 R2
0.5<Vsα<0.75, 0.25<VSβ<0.5 R3
0.25<Vsα<0.5, 0.25<VSβ<0.5 R4
0.25<Vsα<0.5, 0.5<VSβ<0.75 R5
Vsα<0.25, 0.5<VSβ<0.75, Vsα +VSβ<0.75 R6
Vsα<0.25, VSβ>0.75 R7
Figure 4.7: Region selection for ma>0.75.
4.3 Overlapping Hexagon Space Vector Modulation
This new space vector modulation scheme developed by the author simplifies
the modulation procedure greatly for multilevel converters. There are two
methods of implementation depending on the type of hexagons used.
4.3.1 Using Two-level Hexagon
This is particularly suitable for MMCCs comprising 3-L H-bridge sub-modules.
It uses multiple two-level hexagons as shown in Figure 4.1. Each of them
defines the switch states of 3-L H-bridge sub-modules in one tier as seen in
Figure 4.8. As mentioned each H-bridge sub-module consists of two 2-level
half-bridges, there are six of them in a tier, forming two three-phase two-level
inverters, LHS and RHS ones. While the LHS one synthesizes a reference
voltage vector refV the RHS one synthesizes its 180°counterpart 'refV , both
are in one two-level hexagon for determining the switch states of all switches
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in one tier. For an MMCC of 3-L H-bridge having four cascaded tiers and
generating 9-level voltage, a total of 4 hexagons are required which are
projected on one pair of α-β axes as shown in Figure 4.9.
The two-level hexagons can also be used for MMCC with 5-L FC modules as
shown in Figure 4.4. Though in this case there are only two tiers, each uses
two hexagons and in total four hexagons are needed. These hexagons are all
on the same α-β axes and are phase shifted from each other by an angle αSH
determined by the fundamental reference signal period T, and sample period,
TS, and the number of complementary switches per phase limb nmp, as [183]:
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Assuming the ratio of the sampling period to the fundamental period is 1/5,
(4.14) gives the phase shift between each overlapping hexagons
(360º/8)/5=9º, resulting in a 2-D representation that contains four interleaved
hexagons. It is worth noting that each sub-module consists of two 2-level or
two 3-level half-bridges, there been six of them in a tier.
Because of the phase shift between hexagons, the angular positions of both
refV and 'refV in each hexagon are also different. Taking the hexagon for the
lowest tier as the reference with angular value θ, that for the mth tier is given
as:
  radm SHm  )1(  , (4.15)
while 'refV is displaced by 180º from θm.
4.3.1.1 Sector identification
Implementation of OH-SVM involves, firstly, determination of exact locations
of the reference voltage vectors, hence the switch states to be applied for each
tier. This requires identifying the sector number, according to the reference
voltage vector phase angle θm, at every sample time instant in a 2-level
hexagon. With multiple overlapped hexagons the sector numbers of the
reference voltage vector for each hexagon may be different at certain sample
instants. This can be obtained from the expression in (4.16) which shows the
Euclidean division of the perceived angle (θm) by the sector angle (60 0 or π/3),
where SN represents the current sector number. Figure 4.10 shows the phase
shift between reference voltage vectors for each 2-level hexagons, where
each four of the hexagons have 4 reference voltage vectors (Vref, Vref1, Vref2
and Vref3) and anti-phase (Vref’, Vref1’, Vref2’ and Vref3’) for controlling its LHS
and RHS switches.
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Figure 4.8: Schematic diagram of a MMCC with four cascaded 3-L H-bridges.
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Figure 4.9: Two-level hexagon for OH-SVM highlighting phase shift between
each hexagons.
    3mod313
 mNm S  . (4.16)
According to magnitudes and angles of refV and 'refV the switching vectors for
these modules and their respective duty ratios at each sample instant can be
calculated by applying the well-known two-level SVM technique as discussed
in section 4.1. Clearly using the two-level hexagons it simplifies the modulation
algorithm as compared to using five-level hexagons; since the former
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comprises only 8 switch states, there are no multiple triangular regions per
sector, hence no need to find which one of the sixteen triangles containing the
reference vectors of refV and 'refV .
Figure 4.10: Sector identification for 2-level hexagon reference vector.
Figure 4.11 shows the flowchart for implementing the OH-SVM using 2-level
hexagons. The control variables are initialized by first computing the
overlapping angle between the hexagons. The αSH aids in the determination
of the sectors in which the reference voltage vectors lie in each hexagon.
Once the sector is identified, the dwell times of the three closest voltage
vectors are calculated and applied to control the converter switches.
4.3.2 Using Three-level Hexagons
For FC-MMCC modulation, three-level hexagon can also be used. In this
case, one tier comprises six FC half-bridge, hence having two three-phase
FCCs, as shown in Figure 4.4. For a three-level hexagon there are 27
switching state vectors as shown in Figure 4.12(a). And sector one is given in
Figure 4.12(b). Naturally, for MMCC in Figure 4.4 with only two tiers, two such
hexagons are needed, both are projected on a pair of α-β axes as shown in
Figure 4.12(c). The phase shifts between these overlapping 3-level hexagons
are evaluated using the same formula (4.14)from each other by an angle αSH
determined by the fundamental reference signal period T, and sample period,
TS, and the number of two complementary switching pair per phase are
referred as nmp, where as in the 2-level hexagon one complementary switching
pair per phase is used [183].
Again if the ratio of the sampling period to the fundamental period is 1/5,
according to (4.14) αSH= (360º/4)/5=18º, resulting in a 2-D representation that
contains two interleaved 3-level hexagons. This shows that the overlapping
Time (s)
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angle for the 3-level hexagon is twice the 2-level hexagon case. Due to the
phase shift between hexagons, the angular positions of both reference voltage
vectors in each hexagon are also different and are evaluated using (4.15).
START
Initialization of
Control Variables
(Ma, θm, f, fs)
Overlapping angle
αSH Determination
Sector Identification
of each Reference
Voltage Vectors
Voltage Vector Duty
Ratio Computation
Optimized Switching
Voltage Vector
Selection
Gate Pulse
Generation
END
Figure 4.11: Flowchart for 2-level hexagon implementation.
4.3.2.1 Sector identification
Compared to the case when using two-level hexagon in subsection 4.3.1, this
is more complicated. Firstly, it still requires determining exact locations of the
reference voltage vectors, hence the switch states to be applied to switches
in each tier. However, this involves identifying the sector number and also
locating its vertex in one of the four triangles within the sectors at every time
instant. Identification of sector where each reference voltage vector lies can
be determined using (4.16). Figure 4.13 shows the phase shift between
reference voltage vectors between (Vref and Vref1,) and anti-phase reference
voltage vector (Vref’ and Vref1’) to be 2αSH between each 3-level hexagons.
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Figure 4.12: 3-level hexagon for OH-SVM (a) all sectors and reference
voltages (b) region detection in sector 1 (c) phase shift between two
hexagons.
4.3.2.2 Region selection
To find which triangular region in the chosen sector has the reference voltage
vectors, considering refV , this is resolved into sector edge components (VSα,
VSβ) which are shown in Figure 4.12(b) and expressed in (4.17) and (4.18)
below.
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The values estimated above are then used to identify the relevant triangle
according to rules given in Table 4.3. For ma> 0.5 the regions are seen to be
selected between 1, 2 and 3 see Figure 4.14.
(c)
(b)(a)
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Figure 4.13: Sector identification of reference voltage vectors in a 3-level
hexagon.
Table 4.3: Region selection Criteria )/( DCrefa VVM 
Region1 Region 2 Region3 Region 4
VSα> 0.5Ma
VSα< 0.5Ma
VSβ< 0.5Ma
| VSα + VSβ|>
0.5Ma
VSβ> 0.5Ma
VSα< 0.5Ma
VSβ< 0.5Ma
| VSα + VSβ|<
0.5Ma
Once the correct triangle region is identified, the switch states suitable for
synthesizing refV can be determined as the three vectors located closest to
the vertices of the chosen region. However for an MMCC with 5L-FC sub-
modules, each location corresponds to four switch states; two of these are
independent but the other two give the same voltage level with different switch
states, due to the inner floating capacitors in the module. For example, the
switching vectors for sector 1, region 1 are 200, 210, 100 and 211 shown in
Figure 4.12(b). The latter two create redundancy and only one is chosen to
re-balance the floating capacitor voltage. The corresponding three duty
cycles, Ta, Tb and Tc are calculated using formulae in Table 4.4 for every
sample instant of duration TS and must satisfy the condition:
cbas TTTT  . (4.19)
Time (s)
Time (s)
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4.3.2.3 Optimal switching state/voltage vector selection
The sequence of implementing the switch states requires careful
consideration, particularly for a 5L-FC module. The requirements are to make
sure a good output waveform, keep up natural balancing of the floating
capacitor voltages and have the least number of switches changing states per
sample.
Figure 4.14: Region selection for ma>0.5.
Table 4.4: Duty Cycle calculation formulae
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Table 4.5 shows the switching state vector sequence table for implementing
the 3-level hexagon SVM where L=Vref and R=Vref’ denote the vectors used
for the LHS and RHS limbs of the full bridge FC converter in a tier over one
switching period Ts. Here refV is located in sector 1, region 1 and 'refV is
Time (s)
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located in sector 4, region 1 of the 3-level hexagon. By convention in SVM, Ts
and calculated switching vector times, Ta, Tb, and Tc are split in half and
arranged as shown in Table 4.5. It can be observed that all floating capacitors
of LHS and RHS FC modules are being charged and discharged and vice
versa, for an equal number of times within a Ts cycle. With this approach
implemented for all the 24 triangle regions of the 3-level hexagons, optimal
natural voltage balancing of the 5L-FC modules can be achieved.
Figure 4.15 shows the flowchart for implementing the 3-level hexagon
technique which is similar to that when using the 2-level hexagons as shown
in Figure 4.11 except it has an additional part for the region selection.
Table 4.5: Vector combination chart showing optimized selection of switch
states for LHS and RHS switches when Vref in region 1 sector 1 and
Vref’ in region 1and sector 4
where Green=charging state and Red= discharging state
4.4 Simulation Studies: Comparison of the Different Space
vector Modulation Schemes
To validate the overlapping hexagon SVM for both 2-level and 3-level hexagon
methods, the conventional method is compared with the novel schemes in
terms of waveform quality, switching losses, natural balancing ability of the
inner flying capacitor and computational complexity. In addition, the 2-level
hexagon SVM is applied to control four cascaded H-bridges and results are
compared with two cascaded FC-MMCC. The 5L-FC and 3L-HB MMCC
parameters are shown in Table 4.6.
Figure 4.16 (a)-(g) to Figure 4.17 (a)-(g) show the voltage and current
waveforms using 2, 3 OH-SVM schemes and Figure 4.17 (a)-(g) using
phase
Ta/4 Tb/2 Tc/2 Ta/4 Ta/4 Tc/2 Tb/2 Ta/4
L R L R L R L R L R L R L R L R
Region
1
A 1 0 1 0 1 0 1 1 1 0 1 0 1 0 0 0
0 0 1 0 1 0 1 0 1 1 1 0 1 0 1 0
B 0 1 0 1 1 1 1 1 0 1 0 1 0 1 0 0
0 0 0 1 0 1 0 1 1 1 1 1 0 1 0 1
C 0 1 0 1 0 1 1 1 0 1 0 0 0 1 0 0
0 0 0 1 0 0 0 1 1 1 0 1 0 1 0 1
TS/2 TS/2
TS
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classical multilevel SVM. As can be seen, all the schemes lead to the
converter generating 9-level (peak to peak) output phase voltages with good
harmonic performance. However, the voltage and current waveforms from the
2-level and 3-level OH-SVM show better performance than those from the
classical 5-level hexagon, as shown by its phase and line-line voltage
waveforms. This is also clear from its phase and line-line voltage THD values
which are all lower than the ones from both 3-level and 5-level method as
listed in Table 4.7.
START
Initialization of
Control Variables
(Ma, θm, f, fs)
Overlapping angle
αSH Determination
Sector Identification
of each Reference
Voltage Vectors
Region Selection
Voltage Vector Duty
Ratio Computation
Optimized Switching
Voltage Vector
Selection
Gate Pulse
Generation
END
Figure 4.15: Flowchart for 3-level hexagon implementation.
For the phase limb output voltage, the harmonics appear as sidebands around
8, 4 and 2 times the actual switching frequency for 2, 3 OH-SVM and classical
multilevel SVM. The harmonic frequency fh for the three algorithms are;
Phase voltage using 2-level hexagon:   ofoh fkmjfxhf  8
Phase voltage using 3-level hexagon:   ofoh fkmjfxhf  4
Phase voltage using 5-level hexagon:   ofoh fkmjfxhf  2
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where harmonic position, j=1, 2, 3… and sideband index, k=1, 3, 5 …odd
number
For line voltage sideband index, k=1, 5, 7 …odd numbers excluding odd
multiples of 3.
Table 4.6: 5L-FC and 3L-HB MMCC parameters
Modulation index ma 0.85
Switching frequency fs 1500
Sub-module dc voltage 5L-FC 100V
Sub-module dc voltage 3L-HB 50V
Sub-module inner capacitor dc voltage 50V
Capacitance of inner capacitor 560µF
Resistive load R 20Ω 
Inductive load L 20mH
The followings are observed from THDs of the three methods,
 3rd order harmonics appear as baseband around the fundamental
harmonic in the phase voltage spectrum but are eliminated in the line
voltage spectrum.
 Sideband harmonics first appear around the 4th and 8th multiple of the
sampling frequency for both the three-level and two-level hexagons
respectively. This is because the two 3-level and four 2-level hexagons
are overlapped (i.e. phase shifted) having two anti-phase voltage
reference vectors thus making the equivalent sampling frequency of
the FC-MMCC to be four and eight times the sampling frequency (i.e.
for three-level hexagon: fsw=4xfs and for two-level hexagon: fsw=8xfs).
The total harmonic distortion for the phase and line output voltage waveforms
are 28.22%, 12.7% for three-level hexagon and 22.89%, 8.47% for the two-
level hexagon. The difference in spectra quality for both methods lies in the
fact that the three-level hexagon more harmonics which appear as sideband
around the 4th multiple of the sampling frequency, whilst for the two-level
hexagon these harmonics are fewer and only appear as sidebands found
around 8mf.
With the equivalent switching frequency of the 2-level hexagon OH-SVM being
2 and 4 times higher than the 3-level hexagon OH-SVM and classical
multilevel SVM respectively, the switching losses incurred by the former is
greater. Also, this equivalent switching frequency effect ensures operating at
lower switching frequencies and still achieving the good waveform quality.
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With an adequate selection of the sequences of voltage vectors, both the 3-
level hexagon OH-SVM and classical multilevel SVM ensure natural voltage
balancing of inner floating capacitors. But the capacitor voltage fluctuations
when using the 2-level hexagon are seen to be lowest, followed by the 3-level
hexagon and 5-level hexagon with values being ±1.2%, ±3% and ±20%
respectively. This is attributed to the overlapping nature of both 2 and 3-level
OH-SVM.
The nature of the conventional multilevel SVM, proper selection of the switch
state vectors in balancing inner capacitor voltage of the 5L-FC results in switch
state transition exceeding one voltage level. The solution is to use either the
2-level or 3-level OH-SVM. The results of Figure 4.16(a) and 4.17(a) confirm
this.
Figure 4.16: 2-level OH-SVM for MMCC with 5L-FCC; (a) Phase voltage, (b)
Line voltage, (c) Phase voltage THD, (d) Line voltage THD(e) Load current(f)
Inner flying capacitor voltage.
Time (s)
(f)
Time (s)
(e)
Time (s)
(b)
Time (s)
(a)
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Figure 4.17: 3-level OH-SVM for MMCC with 5L-FCC; (a) Phase voltage, (b)
Line voltage, (c) Phase voltage THD, (d) Line voltage THD (e) Load current
(f) Inner flying capacitor voltage.
Based on the SIMULINK models, the computational load for each SVM
algorithm is compared and listed in Table 4.8. According to the sum of
arithmetic operations, such as addition, subtraction, division, multiplication
and trigonometric functions, the classical multilevel SVM requires the highest
computational burden amongst three, the 2-level OH-SVM is the most
computationally efficient method.
Table 4.7: Comparison of OH-SVM Schemes
Phase shifted-SVM
schemes
2-level
hexagon
3-level
hexagon
Conventional
SVM
Phase voltage THD (%) 22.82 27.83 37.04
Line voltage THD (%) 8.39 11.76 16.39
Phase Current THD (%) 2.35 2.50 3.79
FC voltage Variation (%) ±1.2 ±3 ±20
Time (s)
(b)
Time (s)
(a)
Time (s)
(e)
Time (s)
(f)
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Figure 4.18: Conventional SVM for MMCC with 5L-FCC; (a) Phase voltage,
(b) Line voltage, (c) Phase voltage THD, (d) Line voltage THD (e) Load
current and (f) Inner flying capacitor voltage.
Table 4.8: Computational Comparison of SVM schemes
Computational Task
in each section
2-level
hexagon
3-level
hexagon
Conventional
SVM
Vref & Vref’ angle 8 4 2
Sector Selection 8 4 2
Region Selection - 96 384
Duty Ratio 144 288 576
Time (s)
(f)
Time (s)
(e)
Time (s)
(a)
Time (s)
(b)
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Total 160 392 964
Comparisons of MMCCs built using either 3L-HB or 5L-FC while controlled by
the same 2-level OH-SVM scheme are carried out. Figure 4.19 (a)-(e) shows
results from the 3L-HB modules and compared with that in Figure 4.16 for 5L-
FC sub-modules, they show similar performance in terms of waveform quality.
Figure 4.19: 2-level OH-SVM for MMCC with 3L-HB; (a) Phase voltage, (b)
Line voltage, (c) Phase voltage THD (d) Line voltage THD and (e) current
waveform.
4.5 Experimental Validation of 2-level Overlapping Hexagon
Space Vector Modulation
An experimental MMCC with 3L H-bridge modules is used in verifying the 2
level hexagon OM-SVM scheme. This consists of eZdspF28335 board from
Spectrum Digital which synthesizes the PWM signals and fed through gate
drivers to drive two cascaded 3-L H-bridges. The two cascaded 3-L H-bridge
making up this topology uses the IRF740IGBT switches, each rated at 400V,
10A and IGBT bypass diodes rated 45V, 10A. Experimental setup of the
MMCC is illustrated in Figure 4.20. The converter was supplied from isolated
dc sources obtained from laboratory power supplies.
Time (s)
(a)
Time (s)
(b)
Time (s)
(e)
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PC Running CCS V4
RL Load Compartment
PWM Drive Circuit and 5L
H-bridge Converter
eZdspF28335
DC Power Supplies
Figure 4.20: MMCC experimental setup.
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4.5.1 PWM Generation
The eZdspF28335 board Spectrum digital is a DSP controller chosen to
generate the PWM signals to control the cascaded H-bridges. The
eZdspF28335 board features include [184]; 32-bit floating point unit, 68 kB
RAM, 512 kB Flash Memory, 150 MHz operating frequency, 12-bit ADC
having 16 input channels, Embedded USB JTAG and 18-channel enhanced
PWM output (ePWM). This board was chosen because of its fast processing
speed and Rapid Control Prototyping (RCP) capability [184]. The latter
enables the developer to write control algorithm in function blocks which are
graphically structured using Matlab SIMULINK, hence avoiding the slow and
tedious process of coding the algorithms in computer languages. The
integrated development environment (IDE), i.e. the Code Composer Studio,
then, converts the graphically coded algorithm into machine code which can
be executed by the DSP controller. This speeds up the development process
significantly [185]. A snap shot of eZdspF28335 board is shown in Figure 4.21.
Figure 4.21: Spectrum Digital eZdspF28335 board [184].
With RCP the Matlab SIMULINK PWM algorithm in graphical form can be
dedicated to the specific DSP device, i.e. TMS320F28335.
This is by using support packages, the Embedded Coder package, which is
added to SIMULINK to utilise the Texas Instrument C2000 toolbox which has
the building blocks for simulating the TMS320F28335 on eZdspF28335 board.
Once the PWM controller is designed in SIMULINK, it can be compiled using
the Embedded Coder Package, and the output file is loaded on the DSP
through the CCS and PWM signal can be generated.eZdspF28335 board can
be used for implementing many functions but in this case, it is utilized only for
generating the pulse width modulated signals. Further information of the
eZdspF28335 is found in [184].
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4.5.2 Experimental Results
The proposed OH-SVM scheme was implemented using the eZdspF28335
board, with a sampling frequency of 400 Hz and modulation index 0.8. The
experimental set-up is similar to Figure 4.8 with the exception of two 3L H-
bridge sub-modules cascaded per phase. Each module is connected to 20V
dc power source. Connected across the three phase of cascaded H-bridge is
a balanced R-L load of 7.5Ω and 10mH. Figure 4.22(a)-(c) show, respectively, 
the plots of the output phase, and line-to-line voltage waveforms and phase
currents.
Figure 4.22: Experimental results (a) Two cascaded H-bridge output Phase
voltage, (b) Line voltage and (c) phase current waveform.
Time (s)
Time (s)
Time (s)
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4.6 Summary
This chapter presented a new space vector modulation technique for the
control of MMCCs, called overlapping hexagon space vector modulation. The
operating principles and implementation procedures of this scheme were
described in detail for overlapping multiples of either two-level or three-level
hexagons. Comparison of this new scheme with the classical multilevel SVM
method has shown its benefits. These include improved voltage and current
waveform quality, the ability to maintain inner flying capacitor voltage
balancing, particularly for the FC-MMCC, and reduced computation
complexity. Considering the application of this OH-SVM with 2-level hexagons
to two MMCCs having the same voltage levels, but with one using 5L-FC as
the basic module and the other using the 3L H-bridge, the resultant voltage
and current waveforms show similar features. Their THD values are
comparable. The experimental results of the two cascaded 3L H-bridge sub-
modules using the proposed 2L OH-SVM technique validate the simulated
results for MMCCs.
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Chapter 5
FC-MMC Based STATCOM for Power Factor Correction
This chapter explores the FC-MMCC as a STATCOM for power factor
correction in power distribution systems. The power flow analysis showing the
relationships between voltage sources, namely the sending side voltage, PCC
side voltage, a voltage source converter acting as STATCOM, an R-L load
and a distribution line impedance, and the condition of achieving zero phase
shift between voltage and current at the PCC have been discussed in chapter
one. In this chapter, the dc capacitor voltage rating, the sub-module capacitor
voltage ripple and the converter filter requirements are also analysed. Also,
the use of an FC-MMCC as a STATCOM in single star configuration for a
balanced three phase power system is investigated via simulation. Thereafter,
power factor correction is experimentally validated using an FC-MMCC based
STATCOM. This experimental system is described and the simulation and
experimental results are compared.
5.1 Converter Voltage and DC Capacitor Voltage
Requirements
The difference between the FC-MMCC output voltage and PCC voltage
determines the amount of current flowing between them. For a STATCOM, it
power rating is determined by the maximum power it is meant to compensate,
this is usually set about 20%-30% of the maximum load power [186, 187].
Since the minimum voltage is restricted by the PCC phase voltage, the current
rating of the converter can be determined. The phasor relationship between
the STATCOM terminal voltage and PCC voltage and current is shown in
Figure 5.1 and 5.2 respectively. The STATCOM converter current relates its
terminal voltage and PCC voltage by:
CC
CPCC
C jXR
vvi


 . (5.1)
Figure 5.1: Single phase circuit representation.
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Figure 5.2: Diagram showing phasor relationship between converter, PCC
voltages and currents.
Also, the converter dc voltage is related to converter output voltage vc by the
modulation ratio ma as:
dcSM
CSM
dcSM
CSM
dc
Cpeak
a V
V
NV
NV
V
V
m  (5.2)
where, VCpeak = peak value of converter output voltage,
VCSM = peak voltage value per sub-module,
VdcSM = dc voltage per sub-module
N= total number of sub-modules per phase cluster
The relationship between the various parameters in Figure 5.1 is explained
below.
For unity power factor correction operation, ignoring converter real current
drawn, the maximum compensating current supplied by the FC-MMCC is
determined by the load reactive current iLsinθ. This means that no reactive
current is supplied from PCC source side hence:
0 CimagLimagSimag iii . (5.3)
From the figure above, the load power factor determines directly the current
injected by the FC-MMCC STATCOM.
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The phase angle of the converter current with respect to the PCC voltage is
determined according to the amount reactive power is supplied or absorbed,
and active power it absorbs. If it supplies more reactive power than the active
power absorbed its current angle is in the range of 450 ≤ θi ≤ 900 or if more
active power is absorbed than the reactive power injected it is 00≤θi≤450. Also,
the converter filter impedance has a significant influence on the converter
output voltage since the product of Ci and CZ determines the voltage
difference between Cv and PCCv .
For voltage regulation, the power rating of the FC-MMCC is determined by the
amount of reactive current required to compensate the voltage drop across
the distribution line impedance.
The maximum energy in the dc capacitors of the FC-MMCC also determines
the maximum reactive power it can compensate. Since it uses low voltage
capacitor per sub-module the total energy stored in the three phase limbs of
an FC-MMCC is determined by the sub-module capacitance CSM and phase
cluster dc voltage Vdc and is expressed as:
2
2
3
dcSMMMCC VCN
E  . (5.4)
Expressing the total energy in the FC-MMCC in terms of the specific energy.
(i.e. the amount of stored kJ of energy per MVA of the MMCC ratings) is
given as:
2
2
3
dcSM
MMCC
S VCNS
E  . (5.5)
The cell capacitance is therefore expressed as:
dcSM
MMCCS
SM NV
SEC 23
2
 . (5.6)
[188] evaluated that to restrict the capacitor voltage ripple to the maximum
10% of its nominal level, an energy value of 30-40kJ/MVA is required. So, for
an MMCC of 1059MVA, ±320kV with 400 sub-modules per arm, according to
[189], the estimated cell capacitance to achieve the specified energy is 10mF
at a nominal cell voltage of 1.6kV with IGBT rated at 4.5 kV, 1200A.
To determine the magnitude, the phase angle of FC-MMCC voltage and
hence the dc cluster voltage, the phasor diagram of STATCOM current and
consequent voltage drop across its terminal filter for the case of unity power
factor as shown in Figure 5.3 is used.
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The magnitude of the converter output voltage is expressed based on triangle
(1) as:
   222 ZimagZrealPCCC VVVV  . (5.7)
Figure 5.3: Diagram showing phasor relationship between converter and
PCC voltages.
From triangle (2):
VZZZreal VV cos (5.8)
VZZZimag VV sin (5.9)
where the voltage drop across converter filter impedance is given as:
 ZCiCCVZZ ZiV   (5.10)
where θVZ = angle of VZ with respect to VPCC
θi = angle of iC with respect to VPCC
θZC = phase angle of filter impedance
Substituting ΔVZreal and ΔVZimag into (5.7), gives:
   
  22
22
222
cos2
cos2
sincos
CCZCiCCPCCPCCC
ZVZZPCCPCC
VZZVZZPCCC
ZiZiVVV
VVVV
VVVV






The angle of the converter voltage with respect to VPCC is:
 
 








 
ZCiCCPCC
ZCiCC
ZiV
Zi



cos
sintan 1 . (5.11)
A percentage factor kf can be used in relating the filter impedance ZC to the
load impedance ZL, which is given as:
LfC ZkZ  . (5.12)
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Substituting Zc by kfZL, the converter voltage magnitude and angle is written
as:
   22 cos2 LCfZCiPCCLCfPCCC ZikVZikVV   (5.13)
 
 
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
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
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
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
 
ZCiLfC
ZCiLfC
Zki
Zki



cos1
sin
tan 1 (5.14)
And since converter voltage magnitude Vc cannot exceed Vdc, the required
cluster dc voltage should be expressed as:
   22min cos2 LCfZCiPCCLCfPCCdc ZikVZikVV   (5.15)
From the above two equations, the Vdc value and converter voltage phase
angle depend on the VPCC, percentage factor kf and the compensating current
and filter impedance.
5.1.1 Variation of Converter Cell DC-bus voltage
To investigate this; a simple R-L filter is connected between the converter and
PCC. The converter filter angle θZC is expressed in terms of its cut-off
frequency as:
 c
C
C
C
C
cut
ZC kR
X
R
Lf
f
f 110101 tantan2tantan  
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





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





 . (5.16)
The converter filter cut-off frequency will be used instead of its impedance to
the dc-bus voltage analysis.
Equations (5.12) - (5.14) are evaluated using a MATLAB program (see
Appendix C.1) in determining the converter dc-bus voltage.
For this analysis, the STATCOM is set to compensate the whole reactive
current drawn by the load. Also, the converter current angle is varied between
600≤θi≤900 because the active current drawn by the STATCOM cannot
exceed the reactive current compensated.
Figure 5.4 and Figure 5.5 show the required cluster dc voltage under two
different kf values for converter current phase angle in the range of 600≤θi≤900
at different converter filter cut-off frequencies between 100Hz≤fcut≤1000Hz.
The converter current angle is varied between 600≤θi≤900 because for a
practical STATCOM, the active current drawn by the STATCOM should not
exceed the reactive current compensated. This current phase angle variation
range shows the ratio of reactive current required from the STATCOM to the
active current absorbed by the converter from the grid in compensating for its
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power losses. Also for this analysis, the STATCOM is set to compensate the
whole reactive current drawn by the load.
Figure 5.4: Changes in converter current phase angle against minimum
required converter dc-bus voltage when kf=0.3 for fcut between 100Hz to 1
kHz.
Figure 5.5: Changes in converter current phase angle against minimum
required converter dc-bus voltage when kf=0.1 for fcut between 100Hz to 1
kHz.
Figure 5.4 shows the case when the converter filter kf is 30% of the load
impedance. The minimum converter dc-bus voltage is seen to be between
1.15pu to 1.12pu when current phase angle is between 600≤θi≤700 for
fcut=100Hz which is higher than the PCC voltage by 0.15pu to 0.12pu. At
θi=600, the STATCOM compensation reactive current is 0.366pu greater than
the real current required to compensate converter losses. Between 800≤ 
θi≤900, the required iCreal is lower compared to the compensated reactive
current, this then makes the required converter cell dc-bus voltage to be
between 1.095pu to 1.075pu.
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Figure 5.5 illustrates a similar condition as that in Figure 5.4 but for kf =10%
of load impedance. It is seen that for a lower kf, the minimum converter dc-
bus voltage is seen to be between 1.048pu to 1.025pu, which is higher than
PCC voltage by only 0.048pu to 0.025pu for 600≤θi≤900 at fcut=100Hz.
Because of the high voltage levels synthesized by FC-MMCC, lower filter
impedance can be applicable and still can achieve full reactive power
compensation.
The analysis has shown that the choice of the MMCC filter influences the
converter dc bus voltage rating under reactive power compensation. The
results of this analysis can be summarizes as follows;
 The required minimum dc converter voltage increases as the real
current required for converter power loss compensation increases.
 The required minimum dc converter voltage increases as the converter
filter impedance size increases while the reverse is the case when the
converter filter cut-off frequency increases.
5.2 Determination of Sub-module capacitor voltage ripple of
FC-MMCC STATCOM
The voltage ripple in each sub-module capacitor show the energy exchange
between the MMCC and the grid. This comprises of mainly second order
harmonic component and higher order ones due to switching, they shorten
capacitor life span [190]. If its magnitude is higher than 10% of the nominal
DC-voltage, it has an adverse effect on the MMCC control system and current
fed into the grid [191-194]. In this section, an expression of the sub-module
capacitor voltages as a function of converter voltage and current is derived
and, hence the converter current angle, filter size and cut-off frequencies on
capacitor voltage ripple are analysed.
Taking the PCC voltage as reference, the relationship of the converter ac side
voltage with the PCC voltage can be written as:
0
1


 dt
diLiRvv CCCCPCC
N
i
iC (5.17)
where vC-i is the ac voltage generated by the ith sub-module, LC and RC
represent converter filter parameters, vpcc and ic are the PCC voltage and
converter current.
On the dc side, the sub-module voltage Vsm-i is related to the current Ism-i
flowing into the capacitor as:
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dt
dvCI ismSMism   (5.18)
where Csm represent the capacitance of sub-module capacitors. Assuming the
losses due to switching action is neglected, the powers on both the ac side
and the dc side are equal and can be expressed as:
ism
CiC
ism
CiCismism
V
ivI
ivIV






. (5.19)
Substituting (5.18) into (5.19) gives:
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An expression of sub-module energy is derived by solving the differential
equation (5.20) as:
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where )( oism tE  is the energy stored in the ith sub-module capacitor at ott  .
Replacing )sin( iViCiC tVv    and )sin( iCC tIi   in (5.21), which
means all other harmonics in the PCC voltage and converter current are
neglected. Therefore, (5.21) is simplified to:
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Simplifying (5.22),
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The time varying equation for sub-module capacitor voltage is expressed as:
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where ω is the angular frequency of the grid voltage, Vc-i and αv-i are the
converter voltage maximum value and phase angle. IC and θi are the converter
current maximum value and phase angle.
Vsm-i(t0) is the nominal voltage of ith sub-module capacitor.
The converter voltage and current phase angles are expressed as:
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From equation (5.25), the converter voltage phase angle is influenced by the
converter filter impedance parameters.
5.2.1 Variation of Sub-module capacitor voltage ripple
In this section, the influence of converter filter impedance hence its cut-off
frequency, compensation current phase angle and sub-module capacitance
to the capacitor voltage ripple is analysed. A MATLAB program (see Appendix
C.2) using Equations (5.24)-(5.26) is used in determining the peak capacitor
voltage ripple. Figures 5.6 to 5.8 show the capacitor voltage ripple magnitude
under converter current phase angle operating range 600≤θi≤900 at different
converter filter ratios kC, kf and sub-module capacitance Csm.
Figure 5.6: Changes in converter current phase angle against capacitor
voltage when kf=0.3 for fcut between 100Hz to 1 kHz and a fixed capacitance
of Csm =0.56mF.
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Figure 5.7: Changes in converter current phase angle against capacitor
voltage ripple when kf=0.1 for fcut between 100Hz to 1 kHz and a fixed
capacitance value Csm =0.56mF.
Figure 5.8: Changes in converter current phase angle against capacitor
voltage when kf=0.1 for fcut=1 kHz and varying capacitance value.
Figure 5.6 shows the case when the converter filter kf is 30% of the load
impedance. The converter sub-module capacitor voltage decreases from
1.22pu to 1.135pu for fcut=200Hz corresponding to 600≤θi≤900. This increase
in the capacitor voltage is due to the effect of its voltage ripple. As seen in
Figure 5.5 for fcut values of 100Hz, 200Hz, 500Hz and 1000Hz at converter
current phase angle θi =900, the voltage ripples are 0.14pu, 0.137pu, 0.134pu
and 0.132pu.
Figure 5.7 illustrates a similar condition as Figure 5.5 but for kf =10% of load
impedance. It is seen that for a low kf, the converter voltage ripple is seen to
be 0.208pu and 0.138pu, corresponding to θi =60 and 900 respectively at
fcut=100Hz. As seen in Figure 5.8, as the sub-module capacitance increases
the voltage ripple decreases.
The analysis above has shown that the choice of the MMCC filter, sub-module
capacitance, and converter current phase angle has an influence on the
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converter sub-module capacitor voltage ripple. These analysis results are
summarized in the following;
 The sub-module capacitor voltage ripple decreases as the converter
power losses are negligible.
 The sub-module capacitor voltage ripple increases as the converter
filter impedance size increases.
 The sub-module capacitor voltage ripple decreases as its capacitance
value increases.
 The sub-module capacitor voltage ripple decreases as the ratio of
reactive power injected to the grid and active power absorbed by the
converter increases.
5.3 FC-MMCC STATCOM Simulation Studies
In this section, the simulation study of using the FC-MMCC as a STATCOM
in single star configuration for unity power factor correction of a small power
system is presented.
5.3.1 Power System Configuration
Figure 5.9 shows a power system rated at 100V, 3.0kVA and 50Hz supplying
an inductive load and using an FC-MMCC STATCOM for reactive power
compensation. Each of the converter phase legs has two cascaded 5-L FCC
modules, hence synthesizing a total of 9 voltage levels per phase. The FC-
MMCC STATCOM is connected to the PCC via an R-L filter and an inductive
load with a power factor of 0.83 is connected to the same PCC.
The converter filter parameters, converter dc-bus voltages and sub-module
capacitance values are selected based on the analysis given in the earlier
sections. The filter cut-off frequency fcut of 176.8Hz and kf factor of 0.11 are
selected giving filter parameters of 2.5Ω and 2.25mH and converter minimum 
dc voltage is set to be 20% higher than VPCC. Thus the converter voltage of
120V is equally shared between the two FCC-sub-modules of each phase
cluster. The parameters of the power network are listed in Table 5.1.
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Table 5.1: FC-MMCC power system parameters
Rating Value
PCC Side 3.0 kVA (110V, 10A)
Distribution Line
Aluminium PI TX line
(d= 10mm, s= 1m, l=1.1 km)
L =2mH, R = 0.4 Ω, X= 0.6283 Ω, 
Short circuit current = 137 A
Load Side
1.5 kVA (100V, 5 A)
Load:  22 Ω, 47mH  
Power factor = 0.83 lagging
Converter Side
1.8 kVA (120V, 5A)
Filter:  2.5 Ω, 2.25 mH  
DC Capacitor rating (per sub-module):
400 V, 1.12 mF (utilized at 60 V)
Module Flying Capacitor: 400V,
0.56mF (utilized at 30 V)
Switching frequency 750 Hz
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Figure 5.9: Simulated Power System Configuration.
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5.3.2 FC-MMCC STATCOM Control Scheme
To achieve unity power factor correction regulation through quadrature power
compensation, STATCOM controller must meet the following criteria;
1. It must remain in synchronisation with the PCC voltage under all
operating conditions (steady or transient states) and on the event of a
fault, it should quickly re-gain synchronisation upon fault clearance.
2. It should be able to regulate both the ac-side and converter dc-side
voltages to the required levels, hence to dictate the flow of quadrature
power and compensate the converter losses.
To achieve the above criteria, the STATCOM controller was developed to
comprise the following parts;
1. A synchronous reference frame phase locked loop (SRF-PLL) for
synchronizing the converter output voltage with the PCC voltage.
2. Measurement system for the acquisition of the voltages and currents
as well as converting such values to their equivalent synchronous
reference d-q frame as required.
The STATCOM controller is divided into three parts
1. DC bus voltage balancing control
2. Reactive current extraction, and
3. Current control.
The vector current control method has been applied for this research since it
provides independent control of real and reactive power through the use of
rotating synchronous reference frame decoupling technique.
Figure 5.10: Block diagram of STATCOM controller.
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Figure 5.10 shows the block diagram of FC-MMCC STATCOM controller
which comprises three parts as mentioned above. All the measured voltage
and current signals from PCC bus, converter bus, and sub-module dc-
voltages are filtered using low pass filter filters. The filtered ac signals are
transformed to their d-q components using grid voltage as the reference frame
with its phase angle derived from the phase locked loop discussed in chapter
one. A sampling frequency of 12 kHz is applied for grid voltage
synchronization. The dc-bus voltage controller maintains the sub-module dc
voltages of the FC-MMCC to their nominal values. The output of this controller
generates the required q-axis current component for STATCOM (converter
losses) and is used as the reference current value to the current controller.
The d-axis reference current value for STATCOM is evaluated by measuring
reactive current absorbed by the inductive load bus by supplying an equivalent
capacitive current for power factor compensation. Using the evaluated d-q
currents as references and measured STATCOM ac currents as feedback, a
current controller is applied to determine the STATCOM ac terminal voltage
vector reference Vdq. These are converted to converter modulation index and
angle and are applied to the PWM controller to generate switching signals for
the FC-MMCC STATCOM.
5.3.3 Overall dc-bus voltage balancing control
The dc-bus voltage per sub-module should be ideally maintained at its
required level by its module capacitor, but due to load, switching pattern
changes and converter switches losses, the voltage may vary. A controller is
therefore used to maintain the dc voltage across each sub-module to its
required value. The controller uses the average value of the three phase limb
voltages as the feedback signal, namely:
3
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1
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
 i
ismdc
avgdc
V
V (5.27)
where i= number of sub-modules, Vdc_sm(i) = dc voltage across each individual
sub-modules. This is compared with the reference dc bus voltage, Vdc_ref and
the error signal is applied to a P+I controller to generate the q-component of
the current control vector. Since PS-PWM scheme enables natural balancing
of inner floating capacitors, this thereby eliminates the need for feedback
control of their voltages. The block diagram of the dc bus controller is shown
in Figure 5.11.
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Figure 5.11: Overall dc-voltage controller.
5.3.4 Current Controller
The current controller evaluates the converter reference voltage vector which
can generate the compensating current for obtaining unity power factor power
flow. The controller is designed based on the well-known relationship between
FC-MMCC and PCC voltage vectors as:
dt
di
LiRvv abcCCabcCCabcPCCabcC
)(
)()()(  (5.28)
where RC and LC are the converter filter impedance parameters.
Transforming equation (5.28) from stationary abc frame to d-q rotating
reference frame (given in appendix C.4), the converter voltages in d-q
reference form are expressed as:
CqC
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CCdCpccdCd iLdt
diLiRvv  (5.29)
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It is obvious that under steady state condition, the differential terms in above
two equations are zero and the voltage d-q terms are therefore constants.
Applying deadbeat predictive control scheme, for a sufficiently small sampling
period Ts, the derivative term of (5.28) can be expressed as:
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 (5.31)
At the end of a sampling period, the controller aims to equate the
compensating current iC(K+1) to the reference current i ref(K+1). Since iref(K+1) is not
known in advance, its present current value iC ref(K) is used. Thus the
compensating current iC(K) and the reference current iC ref(K) are represented as
(iCd(K), iCq(K)) and (id ref(K), iq ref(K)).
The deadbeat control equation for calculating the required reference voltage
for the next sampling period is:
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The output voltages calculated from the above control scheme are
transformed into abc voltages to control the converter operation via PS-PWM
scheme discussed in chapter three.
5.4 Simulation Results and Discussions
Investigating reactive power compensation for the power system network
shown in Figure 5.9, unity power factor correction at PCC when an inductive
load draws reactive power is studied.
5.4.1 Unity Power Factor Correction
MATLAB SIMULINK was used in this study to obtain unity power factor
correction for the power network shown in Figure 5.9 with parameters listed in
Table 5.1. The inductive load supplied which absorbs a reactive power of
900VAr. At the first stage during time interval 0s< t ≤ 0.4s the converter sub-
module capacitors are pre-charged to the required level. At t = 0.4s the load
is connected and the compensation of reactive power starts from 20% of its
rated level. This is increased at the step of 20% for every 0.8 s, thus, we have
intervals of 0.4s< t ≤ 1.2s, 1.2s< t ≤ 2s, 2s< t ≤ 2.8s, 2.8s< t ≤ 3.6s and 3.6s< 
t ≤ 4.4s corresponding to 20%, 40%, 60%, 80% and 100% reactive power 
compensation. The voltage proportional and integral controller gains for the
dc capacitor controller are set as dcpK _ = 0.5 dciK _ = 10 respectively.
5.4.1.1 Active and Reactive Current Responses
The responses of active and reactive currents at PCC, load, and STATCOM
buses are shown in Figure 5.12 (a)-(c).
As the reactive current level of STATCOM compensation increases from 0A
to 2.4A, the PCC reactive current decreases from 0.48pu (2.4A) to 0A. The
load absorbed active and reactive currents are unchanged. The PCC active
current is observed to be slightly increasing as the compensated current
increases from 0.82pu (4.1A) to 0.85pu (4.25A). This increment is attributed
to the active current required to balance the STATCOM sub-module capacitor
and filter resistance.
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Blue-Reactive current and Green-Active current component
Figure 5.12: d-q current control, (a) PCC, (b) Load and (c) STATCOM.
5.4.1.2 Active and Reactive power
Figure 5.13 (a)-(c) shows the PCC, Load, and converter active and reactive
powers. As expected these are similar to their current responses. At time
intervals 0< t ≤ 0.4 to 3.6< t ≤ 4.4 corresponding to 0% to 100% reactive power 
compensation, the PCC reactive power decreases from 900 VAr to 0 VAr and
active power increases from 1600 W to 1650 W. The decrease in PCC
reactive power results from converter reactive power injection whilst the PCC
active power increases results from maintaining converter sub-module
capacitor voltages and converter resistance filter power consumption
compensation.
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Blue-Reactive power and Green-Active power
Figure 5.13: Active and reactive power across (a) PCC, (b) Load and (c)
converter sides.
5.4.1.3 PCC Voltage and current Responses
The PCC current magnitudes and angles at different compensation levels are
shown in Figure 5.14 (a)-(b). While the PCC voltage and current waveforms
are shown in Figure 5.15.
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Figure 5.14: (a) PCC Current magnitude and (b) PCC Current angle.
At t=0, the PCC current magnitude and phase angles are initially higher due
to charging converter sub-module capacitors. Once the compensation starts
PCC current values reduces gradually corresponding to each compensation
current increment and are, pu03495.0  , pu02891.0  , pu0784.0  and
pu0085.0  for 0%, 20%, 80% and 100% test intervals. This shows that the
reactive power draw from the PCC by the load gradually reduces to zero.
Figure 5.15: PCC voltage and current waveforms.
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5.4.1.4 STATCOM Waveforms
Figures 5.16 show the voltage and current waveforms measured at the
STATCOM terminal, while the STATCOM voltage and current magnitude and
angle are shown in Figures 5.17 and 5.18 respectively. In contrast to the PCC
current, the STATCOM current magnitude and phase angle with respect to
compensation levels, increase gradually, they are, pu08.8809.0  ,
pu03.8739.0  and pu08.86485.0  corresponding to 20%, 80%, and 100%
compensation levels. Corresponding to this compensation pattern the
converter terminal voltages are adjusted by the controller to meet current
requirement. The modulation index and converter voltage angles are,
pu05.0834.0  , pu01833.0  , pu05.1832.0  , pu02831.0  and
pu05.2832.0  . Figure 5.19 shows the converter three-phase voltage
waveforms having 9 distinct voltage levels.
Figure 5.16: STATCOM voltage and current waveforms.
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Figure 5.17: (a) Converter voltage magnitude and (b) angle at zero
compensation, 20%, 40%, 60%, 80% and 100%.
Figure 5.18: (a) Converter Current magnitude and (b) angle at zero
compensation, 20%, 40%, 60%, 80% and 100%.
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Figure 5.19: (a) converter Voltage waveforms.
5.4.1.5 DC Converter Capacitor Voltage
Figure 5.20 (a)-(c) and Figure 5.21 (a)-(c) show the converter sub-module
capacitor and inner flying capacitor voltage waveforms. The dc sub-module
capacitor and inner flying capacitor voltages are controlled to maintain a
nominal value of 60V and 30V corresponding to 1pu respectively. At time
interval 0< t ≤ 4.4s, the sub-module capacitor voltages and inner flying
capacitors are well balanced. But as compensation level increases (i.e.
current magnitude increases), the capacitor voltage ripple across both sub-
module and inner capacitors increases but is well within ±10%.
Figure 5.20: Converter Sub-module capacitor voltages across (a) phase A,
(b) phase B and (c) Phase C.
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Figure 5.21: Converter Sub-module inner flying capacitor voltages across (a)
phase A, (b) phase B and (c) Phase C.
5.5 Experimental System and Validation
The control strategy presented in the previous section for the FC-MMCC
functioning as a STATCOM is practically verified. An experimental FC-MMCC
designed, and implemented by previous researchers in the School of
Electronic and Electrical Engineering, University of Leeds was used for this
validation. The author developed the DSP software program code for
implementing the FC-MMCC as a STATCOM. A simplified block diagram of
the hardware system is shown in Figure 5.22. This consists of FC-MMCC,
Load, a digital control part, and measurement part.
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Figure 5.22: FC-MMCC STATCOM block diagram.
The FC-MMCC has six FCC sub-modules, two per phase limb. For total
modularity and scalability, these sub-modules are constructed by assembling
four half-bridge cells which basically has a flying-capacitor and a
complementary pair of semiconductor switches as shown in Figure 5.23. The
measurement unit consists of voltage and current transducers for measuring
FC-MMCC capacitor voltages for feedback control and Power system voltage
and currents for proper control of STATCOM operation. The digital control unit
consists of the Digital Signal Processor (DSP) and Field Programmable Gate
Array (FPGA) which perform functions of processing data from the
transducers and further generating control functions for driving the FC-MMCC
switches.
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Figure 5.23: 5-level full bridge flying capacitor.
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5.5.1 Cell card power circuit
The power cell card layout is a design of the control and power Applications
Group at Leeds University [195] see Figure 5.24. This consist of a electrolytic
capacitor, pair of complementary semiconductor switches, an isolated DC-DC
15V converter for powering gate drive circuits, over current protection, voltage
and current sensor circuits and a fibre optic transmitter-receiver circuits for
transferring switching pulses to the gate drive circuit. The power cell card PCB
design and manufactured PCB power cell cards are shown in Appendix C.5.
The protection circuit on the power cell cards is reset using S-R latch circuits
when over current and voltage fault occurs.
Figure 5.24: Power cell card circuit diagram.
The fibre optic Transmitter/Receiver circuit provides galvanic isolation
between the digital and analogue control signals. These are based on Avago’s
technologies HBFR-1521 transmitter and HBFR-2351 receivers [196]. These
are powered by 5V power supply. The output of this unit is fed into the gate
drive circuit which provides the necessary voltage to drive the IGBT switches.
This also provides galvanic isolation and are powered by 15V DC-DC
converter. The power cell card power supply layout is shown in Figure 5.25.
These power supplies include 3.3V, 5V, 15V and ±15V where the 5V is the
main supply source on the cell cards. The linear voltage regulator generates
the 3.3V power supply that powers the protection circuitry, while the ±15V
power supply powers the voltage transducers for capacitor voltage
measurement.
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Figure 5.25: Power cell card power supply layout.
The switching device and capacitor characteristics are summarized in
Appendix C.6.
5.5.2 Data Acquisition Unit
This comprises of transducers required for the measurement of voltage and
current values of AC and DC quantities of FC-MMCC and Power system. The
analogue signals are fed to the digital control unit and are applied for control
signal calculation. For voltage measurement, the LEM LV 25-P is used [197]
because of its linearity error of ±0.2%, which gives an accuracy of ±0.8%,
having a conversion ratio of 1:2.5. This transducer has good resolution, high
bandwidth and high immunity to noise and external interference. These were
used for AC voltages measurement at the source, load and converter side and
for DC voltages of the FC-MMCC capacitor voltages. The peak voltage rating
of this transducer is 500V. Likewise, for current measurement, the LEM LA
55-P which uses Hall Effect is applied in capturing the current at the PCC,
load and converter sides [198]. This has excellent resolution because it has a
linearity error less than 0.15% and conversion ratio of 1:1000, and immunity
to external interference. This has a conversion ratio of 1:1000 and has a peak
current rating of 50A. The power circuit of both voltage and current
transducers are shown in Appendix C.8. The measurement box is shown in
Figure 5.26 consist of 9 LEM LV 25-P voltage and 9 LEM LA 55-P current
transducers for measuring voltage and currents at the PCC, load and
converter sides.
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Figure 5.26: Measurement Box.
5.5.3 Digital Control unit
The control unit comprises of the digital signal processor and ProASIC FPGA
module. The data acquired from the voltage and current transducers are
converted into digital form in other to carry out the STATCOM control actions.
The Host port interface (HPI) daughter card monitors the external memory
interface (EMIF) which acts as a communication channel between DSP and
FPGA. The code composer studio and Libero Soc are used in programming
the DSP and FPGA.
5.5.3.1 FPGA Cards
This sits on the 32 bit EMIF and communicates through a 7-bit address and
32-bit data buses with DSP. This perform functions of; (a)
sampling/transmitting measured signals from transducers to DSP via an
interrupt routine and (b) synthesizing switching pulses from control signals
received from DSP. The interrupt service routine is triggered by the FPGA
module which acts as the Master. This aids transferring the synthesized PWM
switching pulses through fibre optic breakout boards to the fibre optic
transmitter as shown in Figure 5.27. The Actel ProASIC FPGA layout its
components are shown in Appendix C.9.
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Figure 5.27: FPGA connected with Fibre Optic Break out Board.
5.5.3.2 Digital Signal Processor
The TMS320C6713 is a high-speed floating point processor having a clock
frequency of 225MHz. This performs eight operation per instruction cycle due
to its Harvard architecture. The HPI provides an interface for PC connection.
The DSP LLCDSK6713HPI daughter card ensures real time access to data
variables to the external memory while DSP is in operation. The DSP function
as the main control centre as;
(a) Receiving A/D measured signals from FPGA for STATCOM control.
(b) Transferring reference control signals to FPGA for pulse signal
generation.
A/D signals from FPGA are calibrated and converted back to their original
values inside the DSP for proper implementation of STATCOM operation. This
is done using (5.33)-(5.35).
midmidnorm SSSS /)(  (5.33)
PkPkPkmid SSS   )2/( (5.34)
fnormactual CSS  (5.35)
where S= 16-bit signal from FPGA A/D converter, Smid= mid-point, Snorm=
normalised signal and Cf = transducers conversion factor.
5.5.4 Program Overview
The main program routine is mainly an initialisation routine which sets the
external memory interface and initial control variables. The main program
consists of two sub-routines namely the FPGA initialisation and PWM sub-
routines.
FPGA initialisation sub-routine: this set-up the external interrupt service
routine and clears the FPGA counters when its default state is activated.
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Thereafter, the PWM dead time is set when the watchdog timer is enabled. In
addition, the up-down counters that generate the triangular carriers are
allocated with their initial values. This routine is in the active state only when
the external interrupt has been triggered.
PWM sub-routine: this routine is only triggered when the FPGA triggers the
external interrupt. This reads all the A/D signals from the FPGA and calibrate
these digital signals to their original analogue form before performing control
actions of PLL synchronisation, vector transformation, dc bus capacitor
voltage control, Current reference control and predictive current controller that
generates the sinusoidal modulation index reference waveforms which is fed
back to the FPGA to synthesize gate signals to drive the FC-MMCC switches.
Figure 5.28 shows the flow chart of the main, FPGA initialisation and PWM
sub-routines on how the software program works.
5.6 Experimental Validation
The experimental setup for validating the FC-MMCC functioning as a
STATCOM is like that of the simulation study. Figure 5.29 shows the power
system experimental circuit diagram and values of the components are listed
in Table 5.2. Figure 5.30 shows the photograph of the experimental rig.
Table 5.2: Power system Characteristics
Rating Value
PCC Side 3.0 kVA (110V, 10A)
Distribution Line
Aluminium PI TX line
(d= 10mm, s= 1m, l=1.1 km)
L =2mH, R = 0.4 Ω, X= 0.6283 Ω, 
Short circuit current = 137 A
Load Side
1.5 kVA (100V, 5 A)
Load:  22 Ω, 47mH  
Power factor = 0.83 lagging
Converter Side
1.8 kVA (120V, 5A)
Filter:  2.5 Ω, 2.25 mH  
DC Capacitor rating (per sub-module):
400 V, 1.12 mF (utilized at 60 V)
Module Flying Capacitor: 400V,
0.56mF (utilized at 30 V)
Switching frequency 750 Hz
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Figure 5.28: Program Flow Chart for Program Main, FPGA and PWM
Routines.
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Figure 5.29: Experimental power system configuration.
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Figure 5.30: Experimental setup.
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5.6.1 Control System Implementation
The real-time control scheme for the experimental rig is implemented using
the DSP and FPGA as described in the previous section. The block diagram
showing the implementation procedure as illustrated in Figure 5.31 is
implemented in the DSP. The overall dc sub-module voltage is controlled
using discrete time PI controller while the current control based on discrete
time dead-beat predictive controller.
Capacitor
Voltage
Controller
loadabci
qi
convqi
loaddi
am


convabci
convdi
Predictive
Current
Controller
Modulation
Index
control
convdV
convqV
abc
dq
abc
dq
pccabcV PLL
pccdV
pccqV
pccdV pccqV
Figure 5.31: Block diagram of control system.
5.6.1.1 Grid Synchronization
In this implementation, the synchronous reference frame phase lock loop
technique has been implemented since the three phase voltages are
balanced. Figure 5.32 shows the measured grid phase voltages, frequency
and the phase angle from PLL for grid voltage synchronization.
5.6.1.2 Discrete time PI Controller for sub-module DC voltage
The PI controller is implemented in controlling dc capacitor voltages. In order
to implement the PI controller during the interrupt routine, digitized PI
controller is designed and the equations describing its implementation is
derived below.
actualreferror VVV  (5.36)
Spreverrorerrorerrori TVVV )( _ (5.37)
S
i
errori
errorP TT
VVKV )(  (5.38)
where V is generated PI control signal, Verror is the proportional error, Verrori is
the integral error, Ti the integration time constant and Ts is the sampling or
interrupt period which is set at 10 kHz. The proportional control gain and
integration time constant for is controller are set to KP=0.5 and Ti=0.1 in order
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to attain minimum overshoot, fast settling time and minimum steady state
error.
Figure 5.32: Synchronised grid voltage (a) PCC voltage (b) frequency and
(c) Angle.
Also, the sample time of this controller is made to be 5 times the sampling
time of the predictive current controller since the latter is required to be faster
for stability. The predictive dead beat current controller implemented for the
experimental setup is similar to the case discussed under the simulation
studies.
5.6.1.3 Capacitor Pre-charge Control
Capacitor pre-charge operation ensures sub-module capacitor voltages to be
at the desired voltage levels before converter compensation operation starts.
This is achieved by regulating the sub-module dc capacitor voltages with the
iq conv component while id conv is set to zero. Figure 5.33 show the block diagram
of pre-charge controller.
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Figure 5.33: Block diagram for pre-charge controller.
5.6.2 Result and Discussion
Figure 5.29 shows the experimental setup with the converter switching
frequency set to 750 Hz. At the start of the experiment, an inductive load is
connected to absorb the reactive power of 900 VAr. During the time interval
0s < t ≤ 0.4s the converter sub-module capacitors are charged to the desired 
voltage level. At time intervals 0.4s< t ≤ 1.2s, 1.2s< t ≤ 2.4s, 2s< t ≤ 2.8s, 2.8s< 
t ≤ 3.6s and 3.6s< t ≤ 4.4s the STATCOM controller is active  to compensate 
20%, 40%, 60%, 80% and 100% of load reactive power.
5.6.2.1 Active and Reactive Current responses
Figure 5.34 (a)-(c) shows the PCC, Load, and converter side real and reactive
currents. At time intervals 0< t ≤ 0.4, 0.4< t ≤ 1.2, 1.2< t ≤ 2.4, 2< t ≤ 2.8, 2.8< 
t ≤ 3.6 and 3.6< t ≤ 4.4, it is seen that the reactive current at PCC reduces 
from 2.4A (0.48pu) to 0A, corresponding to compensation modes of 0% to
100%. While the converter reactive currents increases from 0A to 2.4A
(0.48pu). On the load side, the reactive current is unchanged. The PCC real
current is seen to increase as the level of compensation increases due to the
active power absorbed by the converter to maintain capacitor voltages. The
PCC active current increases from 4.15A (0.83pu) to 4.625A (0.925pu)
corresponding to 0% to 100% reactive power compensation.
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Blue-Reactive current and Green-Active current component
Figure 5.34: d-q current control, (a) PCC, (b) Load and (c) converter.
Figure 5.35 and Figure 5.36 show the STATCOM current step response at
different compensation levels. It is seen that the STATCOM controller attains
steady state within 40ms for both reactive (id) and active currents (iq).
Blue- PCC current, Green- converter current, Red- current reference
Figure 5.35: Response time of STATCOM reactive current under each load
condition Signals.
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Blue- PCC current, Green- converter current, Red- current reference
Figure 5.36: Response time of STATCOM active current under each load
condition Signals.
5.6.2.2 Active and Reactive power
Figures 5.37 (a)-(c) show the PCC, Load and converter active and reactive
power. The active and reactive power responses across the PCC, load and
converter sides are similar to their current responses. At time intervals 0< t ≤ 
0.4 to 3.6< t ≤ 4.4 corresponding to 0% to 100% reactive power compensation, 
the PCC reactive and active powers decreases and increases from 900 VAr
to 0 VAr and 1600 W to 1800 W respectively. The decrease in PCC reactive
power results from converter reactive power injection whilst the PCC active
power increases results from maintaining converter sub-module capacitor
voltages and converter resistance filter power consumption compensation.
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Blue-Reactive power and Green-Active power
Figure 5.37: Active and reactive power across (a) PCC, (b) Load and (c)
converter sides.
5.6.2.3 PCC Voltage and current Responses
The PCC current magnitudes and angles at different compensation levels are
shown in Figure 5.38 (a)-(b). While the PCC voltage and current waveforms
are shown in Figure 5.39.
At t = 0, the PCC current magnitude and power factor angles increase initially
depicting the current absorbed in charging converter sub-module capacitors.
The PCC current values corresponding to each compensator increment of 0%,
20%, 40%, 60%, 80% and 100% are pu034955.0  , pu02893.0  , pu06.2191.0 
, pu014915.0  and pu00925.0  . This shows that the reactive power at PCC
gradually reduces to zero as seen in Figure 5.38 (b).
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Figure 5.38: (a) PCC Current magnitude and (b) PCC Current angle.
Figure 5.39: PCC voltage and current waveforms.
5.6.2.4 Converter side waveforms
Figure 5.40 shows the voltage and current waveforms while the converter
voltage and current magnitude and angle are shown in Figure 5.41 and 5.42
respectively. The converter current magnitude and phase angle with respect
to compensation levels are, pu086085.0  , pu084185.0  , pu082285.0  ,
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pu05.81385.0  and pu05.80485.0  corresponding to 20%, 40%, 60%, 80%
and 100% compensation mode respectively.
At compensation mode of 20%, 40%, 60%, 80% and 100% the converter
terminal voltages are adjusted by the STATCOM controller to meet current
requirement. The modulation index and converter angles are pu0181.0  ,
pu0481.0  , pu08815.0  , pu0118075.0  and pu015805.0  . Figure 5.43
shows the converter voltage three-phase voltage waveforms having 9 distinct
voltage levels.
Figure 5.40: Converter voltage and current waveforms.
Figure 5.41: (a) Converter voltage magnitude and (b) angle at zero
compensation, 20%, 40%, 60%, 80% and 100%.
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Figure 5.42: (a) Converter Current magnitude and (b) angle at zero
compensation, 20%, 40%, 60%, 80% and 100%.
Figure 5.43: (a) converter Voltage waveforms.
5.6.2.5 DC capacitor voltages of converter
Figure 5.44 (a)-(c) shows sub-module capacitors while Figure 5.45 (a)-(c)
shows the inner flying capacitor voltage waveforms. The sub-module and
inner flying capacitors are seen to be maintained within 10% of their nominal
rated values as seen in Figure 5.44 and 5.45 respectively. But the voltage
ripples across each sub-module and inner flying capacitors increases as the
current flowing through the converter increases due to the compensation level
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increment. The sub-module and inner capacitor voltage ripples are seen to be
±5% and ±2% during 100% of converter compensation.
Figure 5.44: Converter Sub-module capacitor voltages across (a) phase A,
(b) phase B and (c) Phase C.
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Figure 5.45: Converter Sub-module inner flying capacitor voltages across (a)
phase A, (b) phase B and (c) Phase C.
The three phase voltage waveform of the supply source is shown in Figure
5.46, it is seen to be slightly unbalance. From the spectrum analysis of the
voltage waveform, it is seen to contain odd harmonics of 3rd, 5th, 7th and 9th
but all are less than 1% of the fundamental component.
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Figure 5.46: PCC voltage (a) three phase waveforms, and (b) phase A
voltage Spectrum.
5.7 Conclusion
This chapter presented the operation principle and control scheme for making
an MMCC to function as a STATCOM for reactive power compensation in a
balanced power system. Equations for determining the required converter
voltage and sub-module capacitor voltage ripple for reactive power
compensation were derived. The control scheme consisting of an outer PI
voltage control loop for the overall sub-module dc voltage and an inner dead-
beat current controller has been explained in detail. Its application to an FC-
MMCC with six sub-modules for reactive power compensation has been
described and desired results were shown. Validation of the control scheme
on an experimental FC-MMCC rig connected on a simple network were
carried out, and results presented showing that unity power factor correction
has been achieved under various operation conditions.
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Chapter 6
FC-MMC Based STATCOM for Unbalanced Load
Compensation
This chapter examines the FC-MMCC STATCOM for compensating not only
the load reactive power but also unbalanced load current in power distribution
systems. As discussed in Chapter 1, three-phase current unbalance in a
distribution network is common. The conditions are exacerbated by the
widespread use distributed generators which are often single phase though
they appear as unbalanced generators, rather than loads. A STATCOM can
be effective in compensating the unbalanced load current, hence re-balance
the current at PCC source end. With its advantages highlighted in chapter two,
the H-bridge based MMCC STATCOM is considered the most suitable.
However, because DC link capacitors per phase are separated, the MMCC
has the problem of phase cluster DC voltages drifting away from their nominal
value when working under unbalanced load. Consequently, it causes
STATCOM malfunctioning, leading to distorted currents being injected into the
grid, and possibly overstressing or even damaging the switching devices.
A method to address the balance problem is developed and presented in this
chapter. The principle is to inject a non-sinusoidal zero sequence
voltage/current composed of a fundamental plus its third harmonic
component, which allows power sharing between the clusters but does not
corrupt the current waveform injected into the grid. Applications of this
approach to MMCC STATCOMs in both star and delta configurations are
considered.
In this chapter the control technique for using MMCC- STATCOMs, in either
star or delta configuration, to compensate the unbalanced load current, as well
as reactive power, is presented. The phase cluster power imbalances due to
such compensation are analysed, hence formulae for estimating zero
sequence voltage/current to combat this imbalance are derived and presented
in detail. The chapter then quantifies the operating ranges and required ratings
due to the zero sequence and combined zero and third harmonic injection.
Results are compared and discussed in detail.
6.1 Circuit Configurations of an MMCC STATCOM
Like the case discussed in Chapter 5, the MMCC STATCOM used for
unbalanced operation also uses 5-L FC H-bridges as sub-modules and have
N such modules cascaded per phase. Three phase limbs may be in either
171
star (SSBC) or delta connections (SDBC) as illustrated in Figure 6.1(a) and
(b), they show different characteristics under unbalanced operation. For
SSBC, the neutral points of the grid and converter sides are not connected
together. As usual terminals of phase limbs are connected through reactive
filters. For SDBC, the head and tail of two phase limbs are tied through a filter
reactor to limit the current harmonics and handle their voltage differences
between phase clusters. Here the grid is assumed having voltages at PCC
noted as vSm, (where m=a, b, c) and phase output currents from the converter
im, which are unbalanced, hence have positive and negative sequence
components. They are represented by the equations given as below.
)
3
2sin()
3
2sin(  ktVktVv vnnvppSm  (6.1)
)
3
2sin()
3
2sin(  ktIktIi inniPPm  (6.2)
where subscripts p and n define the coefficients for the positive and negative
components. k takes values k= 0, 1, 2 and φvp, φvn, φip and φin are the phase
angles of the positive and negative sequence voltages and currents.
In Figure 6.1 the dc capacitor voltages are Vdcmn, (where m=a, b, c for star
connection and m=ab, bc, ca for delta); n=1, 2, N) for all the converter
modules.
Figure 6.1: Configurations of Two MMCC STATCOMs namely (a) SSBC, (b)
SDBC, with (c) 5L-FC as sub-module.
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6.2 Inter-Cluster DC Voltage Balancing Control Based on
Zero Sequence Components
6.2.1 Current Re-balance Control and Problem Caused
For a power system having load drawing three-phase unbalanced current, the
MMCC-STATCOM in this system can be effective in overcoming the problem
by enabling the current at the PCC to be re-balanced. This requires the
MMCC-STATCOM supplying current having the negative sequence elements
as expressed by equation (6.2). However the consequence of performing load
current re-balance control result in the power per phase limb of MMCC,
evaluated by multiplying (6.1) and (6.2), becomes unbalanced. These
unbalanced active powers, flowing through the converter phases, causes
converter inter-cluster dc capacitor voltage imbalance, in turn the MMCC will
not work as required.
6.2.2 Analysis of Unbalance Phase Power and Zero Sequence
Elements
To overcome the above problem the unbalanced power elements must be
cancelled hence achieving equal active power flow through phase clusters.
This can be obtained by injecting zero sequence and third harmonic
components, Evaluations of the required zero sequence components are
summarized below for both star and delta configured MMCCs.
For star connection the scheme injects zero sequence voltage, hence the
converter phase voltage can be written as following while the current is given
by equation (6.2):
)sin()
3
2sin()
3
2sin( oovnnvppoSmmM tVktVktVvvv 



  . (6.3)
For delta connection, zero sequence current is injected so we have converter
voltages and currents expressions given as:
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2sin((3   ktVktVv vnnvppm . (6.4)
)sin())
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ooinniPPommo tIktIktIiii 
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
 
(6.5)
Figure 6.2 shows the definitions of both voltage and current variables for both
MMCC configurations in a simplified circuit representation.
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Figure 6.2: Circuits and variables in (a) MMCC-SSBC and (b) MMCC-SDBC.
The phasor diagram shown in Figure 6.3 (a) and (b) depicts situations where
the STATCOM supplies both positive and negative sequence currents into the
grid while injecting either zero sequence voltage (in Figure 6.3(a)) or current
(in Figure 6.3 (b)). The unbalanced phase currents from the MMCC-
STATCOMs are for compensating the load unbalance currents iLabc by hence
ensuring the grid currents to be balanced and in phase with the grid voltages
Vsabc as shown in Figure 6.3.
The grid ism and load iLm currents are represented by black lines while the
converter currents used in compensating the unbalanced load currents are
represented by green lines. The converter voltages phasor are represented
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by green lines. The initial converter voltages Vcmo neutral point o are shifted
to point M by the addition of zero sequence voltage Vo represented by blue
line in controlling the inter-cluster dc voltage imbalance, particularly for the
SSBC-MMCC as shown in Figure 6.3 (a). While for the SDBC-MMCC, a zero
sequence current io represented by blue line circulates around the converter
for its inter-cluster dc voltage control.
iSa VSao
VCaM
VCco
iCc
iSb
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iLb
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X
CiCc
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b
c
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iSa VSao
iSb
VSbo
iLb
iCcao
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io
iCbciCbco
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a
b
c
o
(b)
Figure 6.3: Voltage and Current phasor diagram for (a) SSBC and (b)
SDBC-MMCC.
The subsequent instantaneous powers per phase cluster are evaluated
according to [199] as:
ion.configuratdelta,,,.
andion,configuratstarfor,,,.
cabcabmivp
cbamivp
momm
mmom


(6.6)
The average active power at each phase is calculated as:
dtpP mm 




2
02
(6.7)
For SSBC-MMCC the average phase active power is obtained by multiplying
(6.3) and (6.2) and averaging the product over time, is given by:
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where, q and r take values q= -2, 1, 1 and r= 0, +1, -1 for m= a, b, c.
Likewise for SDBC-MMCC the average power per phase, given by multiplying
(6.5) and (6.6) and time averaging the product, is expressed as:
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where, q and r take values q= 1, -2, 1 and r= +1, 0, -1 for m= ab, bc, ca (delta)
respectively.
As can be seen the first two terms in both power equations (6.9) and (6.10)
are the products of positive sequence voltage and current (i.e. PCm++), and
negative sequence voltage and current (i.e. PCm--); these active powers are
provided by the grid to compensate for power losses within the converter. The
remaining eight terms can be grouped into two equal sets; the first four are
the cross products of both positive sequence voltage and negative sequence
current (i.e. PCm+-), and negative voltage and positive sequence current (i.e.
PCm-+). The second set is due to zero sequence elements; for star connection,
these are the products of zero sequence voltage and positive current or
negative sequence current (i.e. PCmo+ and PCmo-). For delta connection, they
are zero sequence current multiplying respectively positive or negative
sequence voltages (i.e. PCm+o and PCm-o). The sum of these terms are written
as:
   oCmoCmCmCmCm PPPPp 2
1 (6.10)
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It is clear that non-zero Pcm causes phase cluster dc voltages drifting
suppressing it requires exact estimation of the unknown zero sequence
voltage vo for the star topology and the single zero sequence current io for the
Delta case.
6.2.3 Estimation of Zero Sequence Components
This can only be done via feedback control of per phase cluster dc-voltages.
A method is proposed here as shown in Figure 6.4. The scheme consists of
three voltage feedback loops one per phase, they all use the same reference
voltage which is the average of all three phase cluster dc-voltages, Vdc_avg.
This compares each phase cluster’s measured average voltage vdcn and a PI
controller is then used to generate the compensating current. Multiplying this
with the measured vdcn gives the required power to regulate the three phase
cluster dc-voltages to the same nominal level. Furthermore the unbalanced
active powers, PCm-+ and PCm+- can be applied to compare with the control
loop output power. These powers are estimated through real-time
measurement of PCC phase voltages and converter reference currents. The
differences give per phase zero sequence average active powers (PCmo) as:

delta.for,,,starfor,,,)( cabcabcbamwherePPPP
CmFFCmFB P
CmCm
P
Cm
o
Cm 

 (6.11)
Figure 6.4: Diagram of cluster voltage balancing control.
The three-phase active power obtained is then transformed into α-β form, and
can be written as functions of zero sequence voltage as:
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Likewise the zero sequence current is given by:
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The zero sequence voltage and current can then be expressed as:
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where the magnitude and phase angle of the zero sequence voltage and
current are given as:
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The detailed derivation procedure of the zero sequence component is given
in appendix D1. It can be seen from (6.17) that for the SSBC-MMCC, the zero
sequence voltage becomes infinite large (i.e. ov ) when, pn II  ,
consequently resulting in one or two converter phase voltages requiring
unlimited high cluster dc-link voltage which is not realisable. Thus the
capability of a SSBC-MMCC STATCOM for unbalanced load compensation is
limited by the rating of its phase cluster voltages. However, this is not the case
for the delta connection. From (6.18), the zero sequence current circulating
between the phases increases with the magnitude of Ip and In, but does not
tend to infinity when pn II  .
6.3 Control of MMCC STATCOMs for Unbalance Load
Compensation
The control system for an MMCC STATCOM for unbalanced load
compensation consists of mainly three parts as shown in Figure 6.5; these are
the phase cluster dc-voltage control due to unbalanced power and that due to
balanced converter power losses, and the converter current control loop. The
synchronous rotating dq reference frame is used for this control system (the
derivation is shown in appendix D2). The DDSRF phase locked loop
discussed in Chapter one is used to synchronize all MMCC variables to the
grid voltage, i.e. transforming the stationary quantities into dq rotating frame
using grid voltage as the reference synchronization angle θ.
Figure 6.5: Overall unbalance Load compensation block diagram.
6.3.1 DC-link voltage control
The dc-link voltage control is divided into two parts namely;
180
1. Overall dc-link voltage control
2. Inter phase cluster voltage balancing control
The overall dc-link voltage control provides the active power required to
maintain each dc capacitors to their required/desired values in all three
phases. This active power required by all the dc capacitors are determined
through a PI regulator as shown in Figure 6.6. The direct component of the
positive sequence current is:
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*
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*
avgdcdcdcidcpq VVsKKi 
 (6.19)
where kp_dc and ki_dc are the proportional and integral gain of PI regulator, Vdc*
is the desired reference value of the dc-link and Vdc_avg is the average value of
all three phase sub-module dc-voltages.
The inter-cluster voltage control evaluates the zero sequence voltage or
current for either star or delta-based MMCC. The zero sequence voltage
calculated for the SSBC-MMCC is directly summed to the converter output
reference voltages from the predictive current controller (see Figure 6.6); while
for the SDBC-MMCC, the zero sequence current is converted into a voltage
command through a proportional controller as:
))sin(
3
)(( oocabcabioA tI
iiiKV   . (6.20)
This voltage command is also added to the output of the predictive current
controller.
Figure 6.6: Overall dc capacitor voltage control.
Figure 6.7 shows the flowchart of the control algorithm for both SSBC and
SDBC STATCOMs for performing reactive power and unbalanced load
compensations. Firstly the negative sequence and positive sequence reactive
currents are extracted from the measured load current, leaving only the
positive sequence active currents which will be supplied by the source at PCC.
Meanwhile, the required active current due for the overall sub-module dc
capacitor voltage balancing is computed. Both these current elements are
combined to form the STATCOM reference value for its current control. The
next step involves evaluating the magnitude and angle of zero sequence
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components (vo for SSBC and io for SDBC). These use the currents evaluated
from the first step, PCC voltages and the inter-cluster active powers and apply
equation (6.18). The calculated zero sequence components are then
combined with the reference converter voltages obtained from the current
control loop, forming the reference voltage signals required by the PWM
scheme for the converter switching control.
Figure 6.7: Flowchart of Single cell MMCC for unbalanced load
compensation
6.3.2 Current Control using Dual vector predictive control
This is implemented using two predictive current controllers in positive and
negative sequence synchronous reference frame as illustrated in Figure 6.8.
PCC voltages and converter currents are transformed into positive and
negative sequence components with the current controller tracking the
converter reference currents generated from voltage control loops the outputs
of the predictive current controller i.e. the reference output voltages are given
below as:
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where vCdq+, vCdq- and vpccdq+, vpccdq- are the converter reference and PCC
positive and negative sequence voltage, while iCdq+, iCdq- and iCdq+*, iCdq-* are
the positive and negative sequence converter and reference currents. Rf and
Lf are the converter resistive and inductive filter parameters, ω is the angular
frequency of PCC voltage. For delta connection, Rf and Lf are replaced by Rf
/3 and Lf /3 in (6.21) and (6.22) respectively. The reference dq voltages are
transformed into three stationary reference frame which is fed into the
modulation block (PS-PWM) to generate the converter switching pattern.
Figure 6.8: Predictive current control (CC) block. For star MMCC θ’= θ and
Gain=1 while for delta MMCC θ’= θ+π/6 and Gain=√3.
6.3.3 Evaluation of the zero sequence voltage and current to the
degree of load unbalance
In this section, the zero sequence voltage and current applied in ensuring
inter-cluster capacitor voltage balancing are analysed under different degree
of load unbalance. This is to show how their magnitude and phase angles are
influenced by the compensation current magnitude and phase angles to the
grid voltage. In these analyses, the power losses in the converter will be
neglected thus resulting in the positive sequence compensation current IP
phase angle relative to Vp being +π/2 (i.e. capacitive operation). The 
magnitudes of the zero sequence components required to prevent cluster
voltage unbalance vary not only with In magnitude change but also with its
phase angle relative to Vp. The simplified expressions for zero sequence
voltage magnitude and phase angle are given as:
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From (6.23), it is seen that the magnitude of the zero sequence voltage
depends on the magnitudes and phase angles of both positive and negative
sequence currents to be compensated. Two examples are given below to
verify this.
Case 1
Ip = 1pu, In = 0.5pu, and both these currents are in phase hence i.e. φip = φin
= +π/2, and Vp = 1pu, thus:
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Case 2
Ip =1pu, In = 0.5pu, and the two currents are anti-phased to each other i.e. φip
=+π/2, φin = -π/2, and Vp = 1pu. Then:
puVo 33.025.075.0
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These examples show that with the same magnitudes for Ip and In if there
phase angles are different the resultant Vo magnitudes are different. The 3-D
plot in Figure 6.9 shows the variation of Vo with respect to both φin and the
degree of unbalance defined as Kir = In/Ip which further validates the above
analysis. The plot shows that the maximum Vo value not only occurs at φin
=π/2 but also at φin =- π/6 and - 2π/3, likewise the minimum occurs at φin =-
π/2, π/6 and 2π/3.
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Figure 6.9: Relationship between the zero sequence voltage magnitude Vo,
degree of unbalance Kir= In/Ip, and the phase angle of the negative sequence
current in at the maximum PCC voltage 230V.
For SDBC, the zero sequence current magnitude and angle can be simplified
as:
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Thus above shows that the magnitude of the zero sequence current Io is
proportional to In and independent of its relative phase (see Figure 6.10). The
whole derivations are given in appendix D4.
Figure 6.10: Relationship between the zero sequence current Io, degree of
unbalance Kir= In/Ip, and the phase angle of the negative sequence current in
at maximum cluster current (2/√3) A. 
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6.4 Derivation of Required Third Harmonic Component
As has been analysed and shown in Figures 6.9 and 6.10, when
compensating unbalanced load current the operating range of SSBC is limited
in comparison to that of SDBC. With the increase of Kir, zero sequence
voltage can grow excessively high, pushing one of the phase cluster voltages
well above its rated level. This, in turn, leads to its DC-link voltage collapsing,
making the converter not able to operate. One way to extend the SSBC’s
operating range is to inject zero sequence voltage plus its third harmonic, thus
reducing the peak value of injected voltage.
To find the third harmonic component in SSBC MMCC case, we take the zero
sequence voltage magnitude and angle, evaluated by (6.18), as the
fundamental element and add its third harmonic component and the third
harmonic of the PCC voltage, so the new injection term for balancing inter
cluster voltage is expressed as:
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Likewise for SDBC MMCC the injection current term is given as:
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Waveforms of the converter phase cluster reference quantities (i.e. voltage for
SSBC and current for SDBC respectively) with zero sequence components
injection only and zero sequence plus third harmonics are shown in Figure
6.11. For SSBC the phase voltages shown in Figure 6.11 (a) and (b) are
obtained when the ratio of negative to positive sequence currents, defined as
kir= In/Ip, is set to 0.3 and they are in phase. It can be seen clearly that the
magnitudes of the three phase cluster voltages are different. Comparing both
injection techniques the maximum phase voltage corresponding to the third
harmonic injection is 1.2 pu, while the zero sequence injection is 1.3 pu which
is about 10% higher. In the SDBC case, the current waveforms are derived
with Kir = 0.55. The maximum phase current magnitude for the combined zero
sequence current and its third harmonic is only 88% of that when only zero
sequence current is injected.
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Figure 6.11: SSBC and SDBC converter cluster voltage and current reference
waveforms (a) injecting zero sequence voltage, (b) zero sequence voltage +
its third harmonic for upII pn .3.0/  , (c) injecting zero sequence current and (d)
zero sequence current + its third harmonic injection with upII pn .55.0/  .
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6.5 Operating Range Extensions and Ratings of MMCC under
Various Unbalanced Load conditions
The operating ranges and ratings of both SSBC and SDBC-MMCC are
analysed under load unbalanced conditions. This analysis is based on the
zero sequence component method of inter cluster balancing control. Under
this condition, the influence of the zero sequence components on the
operating capabilities and rating of the MMCC are analysed. The degree of
load current imbalance Kir is used in this investigation.
6.5.1 SSBC MMCC
The differences between the magnitudes of injected voltage when using zero
sequence voltage vo and the third harmonic injection method as discussed in
section 6.4, are shown in Figure 6.12 for Kir varying from 0 to 0.9 with phase
angle ipin   (worst condition). It can be seen that in the range 5.00  irK ,
the magnitudes when using vo3 which includes PCC voltage third harmonic
components are always higher than that of using vo only while the reverse is
the case in the range 9.05.0  irK . It is seen in Figure 6.12 that at Kir =0.5, the
magnitude of vo and vo3 are equal because the two third harmonic components
of vo3 are equal and opposite, thereby cancelling out each other (see the
analysis in 6.3.3).
In determining the phase cluster dc-capacitor voltage required by the SSBC-
MMCC for load unbalance compensation, the voltages of each phase are
dependent on their cluster individual module dc-link voltages Vdc, and their
total value ΣVdc=nmp.Vdc, where nmp is the number of modules per phase. The
three phase voltages may be different and the peak values of the maximum
phase voltages can be defined as:
dcmpmMrateddc VnVMaxV  |)(|_ (6.29),
where the converter output voltage is given as:
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and Vf defines the voltage drop across the MMCC filter; m= a, b, c.
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Figure 6.13 shows a logarithmic plot of the Vdc_rated varying according to Kir,
when injecting both zero sequence voltage fundamental plus the third
harmonic component. It is seen that by injecting vo3 for inter cluster voltage
balancing, the maximum cluster dc-link voltage, Vdc_rated, is clearly lower than
when injecting only vo for 45.00  irK and 9.055.0  irK . Within the range
55.045.0  irK a dead zone exists, meaning that the Vdc_rated values of both vo
and vo3 injection techniques are almost equal. This results from the fact that
within 55.045.0  irK both vo and vo3 are almost equal as illustrated in Figure
6.13. Since it is practically not feasible to rate an MMCC-SSBC STATCOM
more than twice its nominal PCC voltage, the vo3 techniques provide better
and reduced Vdc_rated voltage utilization compared to the vo counterpart. For
example, for Kir=0.2, the normalized peak Vdc_rated /Vp under vo injection is
about 1.18pu whereas for vo3 it is only 1.07pu. This implies that for an 11 kV
distribution system compensating Kir=0.2 of load unbalance where each
converter module is rated 400V, 33 and 30 modules will be required for both
vo and vo3 injection techniques respectively. It is therefore seen that the use
of the zero sequence voltage fundamental plus its third harmonic components
reduces the number of sub-modules required per phase for the SSBC-
STATCOM. It is important to note that this dead zone phenomenon only
occurs for the worst case condition ( ipin   ).
Figure 6.12: Comparison between sinusoidal and third harmonic zero
sequence injection with respect to Kir.
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Figure 6.13: Comparison between sinusoidal and third harmonic zero
sequence injection with respect to estimated DC-link cluster voltage.
6.5.2 SDBC MMCC
Comparing the current magnitudes of injecting io and io3 as a function of Kir ,
the one under io3 is lower than that when injecting its fundamental frequency
counterpart as Kir varies from 0 to 1 as seen in Figure 6.14.
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The phase cluster currents in the SDBC are expressed as;
cabcabmwhereiiii omnmpm ,, (6.31)
The current rating Irated of the SDBC is determined by the maximum phase
current given as;
|)(| mrated IMaxI  (6.32)
The maximum phase current of the SDBC only occurs when the zero
sequence current is in phase with any of the phase cluster currents. Based on
equation (6.32), this occurs at φin =-π/3, -π and π/3.
Figure 6.15, shows the relationship between the maximum cluster current and
the degree of unbalance Kir for both the io and io3 injections at φin =-π/3. It is
seen that by injecting io3 for inter cluster voltage balancing, the required
cluster current rating, Irated, is lower than when injecting just a fundamental
component of the zero sequence current (io). For example when Kir =1 the
rated cluster current required for both io and io3 injection techniques are 1.39
pu and 1.29 pu respectively.
Figure 6.14: Comparison between sinusoidal and third harmonic zero
sequence injection with respect to Kir.
Figure 6.15: Comparison between sinusoidal and third harmonic zero
sequence injection with respect to estimated cluster current.
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Figure 6.16 contrasts the increases of vo and io as Kir raises from 0 to 0.9.
Note that the vertical axes on the right and left-hand sides represent the
magnitudes of io and vo. At the level of unbalance when Kir=0.9, one can see
that io is only 0.5 pu, hence 50% of the phase nominal value, however, vo is 9
pu, 9 times of the nominal voltage value. From this plot, it is clear that the
required magnitude of zero sequence current for balancing the inter-cluster
capacitor voltage of the SDBC is far lower than the zero sequence voltage
required for SSBC.
Figure 6.16: Comparison between Zero sequence current and voltage for the
same Kir=In/Ip condition at their maximum limits.
6.6 Simulation Results and Discussion
The theoretical analysis presented in the earlier sections has been verified via
simulation tests for both star and delta configured MMCC using both
fundamental and third harmonic injection of zero sequence components. The
parameters of the MMCC circuits and control gains are listed in Table 6.1 and
6.2 respectively.
For these tests, the load was set to have a degree of unbalance, Kir=0.7,
Figures 6.17 and 6.18 show the results obtained for SSBC-MMCC, whilst
Figures 6.19 and 6.20 are for SDBC-MMCC. Each figure displays ten
variables at different nodes of the system, these are (a) degree of load
unbalance Kir variation, (b) and (c) are the supply voltages and currents, (d)
converter phase reference voltages, (e) converter phase voltages, (f)
converter cluster currents, (g) inter-cluster sub-module capacitor voltages, (h)
sub-module capacitor voltages, (i) sub-module inner flying capacitor voltages,
(j) zero sequence components either voltage (star) or current (delta).
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Table 6.1: MMCC power system parameters
Configuration SSBC SDBC
PCC Side 1.8 kVA (60V, 10A)
Distribution Line Aluminium PI TX line
(d= 10mm, s= 1m, l=1.1 km)
L =2mH, R = 0.4 Ω, X= 0.6283 Ω, Short 
circuit current = 137 A
Load Side 1.8 kVA (60V, 10A)
Load A:  22 Ω, 42mH  
Load B:  20.5 Ω, 42mH  
Load C:  10 Ω, 1.64mH  
Converter Side 1.5 kVA (100V, 5A)
Filter:10Ω, 10mH  
DC Capacitor rating
(per sub-module):
400 V, 1.12 mF
(utilized at 50 V)
Module Flying
Capacitor: 400V,
0.56mF (utilized at
25 V)
1.26 kVA (140V, 3A)
Filter:  10Ω,10mH  
DC Capacitor rating
(per sub-module):
400 V, 1.12 mF
(utilized at 70 V)
Module Flying
Capacitor: 400V,
0.56mF (utilized at
35 V)
Table 6.2: Control gain parameters
Gain parameters SSBC SDBC
Overall dc capacitor proportional gain Kp-dc
Overall dc capacitor integral gain Ki-dc
0.1
20
0.1
10
Cluster dc capacitor proportional gain Kp-c
Cluster dc capacitor integral gain Ki-c
0.1
30
0.01
30
Circulating current proportional gain Kpio - 30
Figure 6.17 shows the waveforms for SSBC-based STATCOM using
sinusoidal zero sequence voltage injection. Figure 6.18 gives the
corresponding waveforms under the same operating conditions but using third
harmonic zero sequence voltage vo3 for inter-cluster dc-voltage balancing.
As seen from both figures, during the time interval 0<t<0.1s, the STATCOM
operates under unbalanced load conditions but only reactive power
compensation is carried out. From t=0.1s, the STATCOM controller
compensates load unbalance by increasing Kir in steps of 0.21, 0.105, 0.075
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and 0.05 in Figure 6.17(a) and in steps of 0.21, 0.14, 0.09 and 0.05 in Figure
6.18(a).
It can be seen clearly that when using sinusoidal zero sequence voltage
injection, adequate compensation of negative sequence current is achieved
for Kir up to 0.6 (0.1s<t<0.5s) and sub-module dc capacitor voltages are
operating within their nominal rating (see Figure 6.17(g)-(h)). However, further
increasing the degree of unbalance, when Kir=0.65 (0.5s<t<0.6s), phase C
converter voltage exceeds its nominal value as seen in Figure 6.17(d)-(e) due
to high zero sequence voltage (reaching 60 V) (see Figure 6.17(j)). The dc-
link voltage become uncontrollable see Figure 6.17(h)-(i) which result in
distorted currents injected in the grid as seen in Figure 6.17(c), (f).
In contrast, the operating range can be observed when third harmonic zero
sequence voltage injection is used as shown in Figure 6.18. Within the time
interval 0.4s<t<0.5s at Kir=0.65, the converter phase C voltage is still within
the rated limit (see Figure 6.18(d)-(e)) and the inter-cluster and sub-module
capacitor dc voltages are still been maintained balanced. Thus, it is clear that
using the third harmonic voltage injection for inter-cluster dc-link voltage
balance in contrast with the fundamental zero sequence voltage, the
magnitude of the third harmonic injected zero sequence voltage is lesser than
the other for the same Kir value. Thus, the working range of the SSBC-MMCC
is extended compared to that when only zero sequence voltage is used.
The operating behaviour of SDBC STATCOM under unbalanced load
compensation is seen in Figures 6.19 and 6.20. Comparing with SSBC
STATCOM, the SDBC offers much higher capability. The superiority of the
SDBC over SSBC is mostly evident at a high degree of load unbalance, at Kir
=0.7, the SDBC compensates the unbalanced current completely as seen in
Figures 6.19(c) and 6.20(c). The inter-cluster and sub-module dc capacitor
voltages are maintained within ±10% of their nominal rated values (see
Figures 6.19(g)-(h) and Figures 6.20(g)-(h)). Comparing the results of using
third order harmonic with the fundamental zero sequence current injections,
the magnitude of the zero sequence current with third harmonics at Kir =0.7 is
0.1A lower than to that of fundamental zero sequence current which is 0.6A (
see Figure 6.19(j) and Figure 6.20(j)).
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Figure 6.17: Operating behaviour of SSBC under unbalance load using
sinusoidal zero sequence voltage injection.
Time (s)
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Figure 6.18: Operating behaviour of SSBC under unbalance load
compensation using third harmonic zero sequence voltage injection.
Time (s)
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Figure 6.19: Operating behaviour of SDBC under unbalance load using
sinusoidal zero sequence current injection.
Time (s)
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Figure 6.20: Operating behaviour of SDBC under unbalance load
compensation using third harmonic zero sequence current injection.
Time (s)
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6.7 Experimental Validations
6.7.1 Experimental set-up
The power system for testing the STATCOM capability in compensating
reactive power and negative sequence current at a single feeder bus point of
a distribution system is shown in Figure 6.21. Only the star configured MMCC
is shown since both configurations have been schematically shown in Figure
6.1.This is further divided into three parts namely the PCC side, load side and
converter side; these are discussed below.
 The PCC side comprises of the 415V 3-phase power supply connected
via an auto transformer which is set to 60V and transmission line
impedance.
 The load side is modelled to represent an unbalance load which
consumes reactive power and introduces current imbalance at the point
of common coupling. This consists of rheostats and inductors modelled
across each phase. The load impedance across each phase is shown
in Table 6.3.
 The converter side consists of the built prototype 9-level MMCC
consisting of two cascaded 5-level FC sub-modules which are
connected to the PCC through and R-L filter. The converter is
configured in both star and delta configurations for this research.
Table 6.3: Power system Characteristics
Configuration SSBC SDBC
PCC Side 1.8 kVA (60V, 10A)
Distribution
Line
Aluminium PI TX line
(d= 10mm, s= 1m, l=1.1 km)
L =2mH, R = 0.4 Ω, X= 0.6283 Ω, Short circuit 
current = 137 A
Load Side 1.8 kVA (60V, 10A), Load A:  22 Ω, 42mH  
Load B:  20.5 Ω, 42mH, Load C:  10 Ω,1.64mH  
Converter Side
1.5 kVA (100V, 5A)
Filter:10Ω, 10mH  
DC Capacitor rating (per
sub-module): (utilized at
50 V)
Module Flying Capacitor:
(utilized at 25 V)
1.26 kVA (140V, 3A)
Filter:  10Ω,10mH  
DC Capacitor rating
(per sub-module):
(utilized at 70 V)
Module Flying
(utilized at 35 V)
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SM 1 SM 3 SM 5
SM 2 SM 4 SM 6
3-Phase Supply
60V, 10 A
Zs = 0.4 + j0.63Ω 
ZLA = 22 + j13.19 Ω 
Zc = (10 +j 3.142)Ω 
PCC
Measurement
Box
CDC 1
CDC 2
CDC 3 CDC 5
CDC 6CDC 4
Load Side
Converter SideR-L Filter
Line Impedance
Gate
Drive
Gate
Drive
DC +
DC -
Top
IGBT
Bottom
IGBT
ZLB = 22 + j13.19 Ω 
ZLC = 10 + j0.5152 Ω 
Figure 6.21: Experimental power system configuration for MMCC in star configuration.
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6.7.2 Results and Discussion
The simulation results presented in the previous section been validated
experimentally for both star and delta configured MMCCs using both
fundamental and third harmonic injection of zero sequence components under
similar test conditions as the simulation tests. The controller parameters are
listed in Table 6.4.
Table 6.4: Control gain parameters
Gain parameters SSBC SDBC
Overall dc capacitor proportional gain Kp-dc
Overall dc capacitor integral gain Ki-dc
0.1
20
0.1
10
Cluster dc capacitor proportional gain Kp-c
Cluster dc capacitor integral gain Ki-c
0.1
30
0.01
30
Circulating current proportional gain Kpio - 30
For these tests, the load was set to have a degree of load unbalance, Kir=0.7,
Figures 6.22 and 6.23 show the results obtained for the SSBC-MMCC, whilst
Figures 6.24 and 6.25 are for the SDBC-MMCC.
Figure 6.22 shows the waveforms obtained for SSBC-based STATCOM with
a sinusoidal zero sequence voltage injection. Figure 6.23 gives the
corresponding waveforms under the same operating conditions but using third
harmonic zero sequence voltage vo3 for inter-cluster dc-voltage balancing.
As can be seen from both figures, during the time interval 0<t<0.1s, the
STATCOM operates under unbalanced load conditions but only
compensating reactive power. From t=0.1s, the STATCOM controller
compensates load unbalance by increasing Kir in steps of 0.21, 0.105, 0.075
and 0.05 in Figure 6.22(a) and in steps of 0.21, 0.14, 0.09 and 0.05 in Figure
6.23(a).
It can be seen clearly that when using sinusoidal zero sequence voltage
injection, adequate compensation of negative sequence current is achieved
for Kir up to 0.6 (0.1s<t<0.5s) and sub-module dc capacitor voltages are
operating within their nominal rating (see Figure 6.22 (g)-(h)). However, further
increasing the degree of current unbalance, when Kir=0.65 (0.5s<t<0.6s),
phase C converter voltage exceeds its nominal value as seen in Figure 6.22
(d)-(e) due to high zero sequence voltage (reaching 60V) (see Figure 6.22 (j)).
The dc-link voltage becomes uncontrollable (see Figure 6.22 (h)-(i)) which
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result in distorted currents being injected into the grid as seen in Figures 6.22
(c), (f).
In contrast, the converter operating range, when the third harmonic zero
sequence voltage injection is used, can be observed as shown in Figure 6.23.
Within the time interval 0.4s<t<0.5s at Kir=0.65, the converter phase C voltage
is still within the rated limit (see Figures 6.23 (d)-(e)) and the inter-cluster and
sub-module capacitor dc voltages are still been maintained balanced. Thus, it
is clear that when using the third harmonic voltage injection for inter-cluster
dc-link voltage balance, the magnitude of the injected voltage is lower than
the fundamental zero sequence voltage for the same Kir value. Thus, the
operating range of the SSBC-MMCC is extended.
The operating behaviour of the SDBC STATCOM under unbalanced load
compensation has also been tested and results can be seen in Figures 6.24
and 6.25. In comparison with SSBC STATCOM, the SDBC offers much better
capability. The superiority of the SDBC over SSBC is most evident at a higher
degree of load unbalance, at Kir =0.7, the SDBC compensates the unbalanced
current completely as seen in Figures 6.24 (c) and 6.25 (c). The inter-cluster
and sub-module dc capacitor voltages are maintained within ±10% of their
nominal rated values (see Figure 6.26 (g)-(h) and Figure 6.25 (g)-(h)). In
contrast using the third order harmonic with the fundamental zero sequence
current injection, the magnitude of the injected current at Kir =0.7 is 0.1A lower
compared to its fundamental zero sequence counterpart which is 0.6A (see
Figure 6.24 (j) and Figure 6.25 (j)). The inner flying capacitors of the delta
configured MMCC are seen to be balanced within ±10% of their nominal rated
values (see Figure 6.26 (a)-(c)) for Kir =0.7. Figure 6.26 (d) shows converter
terminal voltage using PS-PWM scheme which has 9 distinctive levels.
Though the carrier frequency per module is 750 Hz, the PS-PWM results in
the harmonics in the MMCC phase voltage waveform being eight times of the
carrier frequency and its sidebands, hence the most significant harmonic
frequency is 750 x 8= 6000Hz and those of its sidebands. Two plots showing
the converter voltage waveform and its harmonic spectra with THD of 10.39%
are presented in Figure 6.26 (e). The converter phase voltage spectra diagram
shows clearly the harmonic frequencies at the specified frequency values.
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Figure 6.22: Operating behaviour of SSBC under unbalance load using
sinusoidal zero sequence voltage injection.
Time (s)
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Figure 6.23: Operating behaviour of SSBC under unbalance load
compensation using third harmonic zero sequence voltage injection.
Time (s)
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Figure 6.24: Operating behaviour of SDBC under unbalance load using
sinusoidal zero sequence current injection.
Time (s)
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Figure 6.25: Operating behaviour of SDBC under unbalance load
compensation using third harmonic zero sequence current injection.
Time (s)
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Figure 6.26: Operating behaviour of SDBC under unbalance load
compensation using third harmonic zero sequence current injection.
To highlight the effectiveness of the STATCOM controller in compensating the
positive sequence reactive current and negative sequence current at PCC,
the power quality performance is shown through spectrum plot of the supply
end current when using SDBC STATCOM. Figure 6.27 shows that at the full
compensation the current THD is a low 4.13%. This gives a clear indication of
good power quality performance since the voltage at PCC is assumed well-
balanced and harmonic free. The SSBC case is not displayed because its
Time (s)
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capability is limited, thus resulting in injected distorted current when its sub-
module capacitor voltages are unstable.
Figure 6.27: Supply end phase current THD during full compensation of SDBC
6.8 Comparison between Simulation and Experimental
Results
Both experimental and simulation studies were performed under the same
conditions and results obtained are seen to be similar. The positive sequence
reactive power and negative sequence current at the point of common
coupling is shown to be fully compensated by the SDBC STATCOM controller
under both simulation and experimental tests. While for the single star
configured MMCC, the sub-module dc capacitors become uncontrollable as
Kir=0.65 and Kir=0.7 for the fundamental and third harmonic injection methods
under both simulation and experimental test.
The significant differences between both cases are;
1. Once the converter voltage exceeds 100V, the sub-module capacitor
voltages become uncontrollable, thus resulting in the sub-module
capacitor voltages drastically dropping below or above ±50% their
nominal values in the experimental test while for the simulation test, it
does not drop below ±20%.
2. In both test conditions using the SSBC-MMCC, once the converter
voltage exceeds its maximum value, the current injected into the grid
becomes distorted.
3. The converter waveforms of the experimental results appear to be less
ideal because of the switching devices were not ideal.
208
6.9 Summary
The chapter investigated the MMCC STATCOM for compensating
simultaneously unbalanced load current and reactive power. It has shown that
the voltage/current operating ranges of both the star and delta configured
MMCC STATCOMs are limited, due to the zero sequence voltage or current
injection necessary to balance inter cluster dc-link voltages. This chapter
proposed the addition of a third harmonic component to its fundamental zero
sequence voltage/current components to extend their operating ranges. The
effect of such addition has been shown to reduce the voltage and current
requirements of SSBC and SDBC respectively. Neither the third harmonic nor
zero sequence components are added to the grid since they only flow within
the three phase clusters. A detailed analysis of the operating ranges of both
star and delta configured MMCC in rating the dc-link voltage (star) and cluster
current (delta) has been discussed. This has shown that the third harmonic
zero sequence component injection technique offers an extension of the
operating range at a given dc-link voltage (SSBC) and cluster current (SDBC),
and also lower dc-link voltage and current rating, at a given degree of
unbalance for both star and delta configured MMCC respectively except for
the dead zone which occurs at the worst condition of the zero sequence
voltage.
Experimental validations of the analysis confirmed that, with the newly
proposed scheme, the capability of the SSBC MMCC-based STATCOM for
unbalanced load compensation can be much improved. The extended voltage
operating range allows it to operate normally for a degree of load unbalance
5% higher than the case when only the sinusoidal zero sequence voltage is
used. For the same unbalance, the converter voltage can be reduced by 12%.
In conclusion, regardless of the superior capability provided by SDBC, the
zero sequence current injected using the third harmonic component technique
requires less current compared to the fundamental zero sequence current
counterpart.
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Chapter 7
Conclusion and Recommendations for Future Research
7.1 Conclusion
This research has focused on investigating Modular Multilevel Cascaded
Converters in STATCOM applications, using the flying Capacitor H-bridge
converter as sub-modules. To the author’s knowledge, no study has
investigated the use of such MMCCs for unbalanced STATCOM applications.
The simulation and experimental studies have shown the capability of such
converters for both reactive power and negative sequence current
compensation. This research has helped to fill a knowledge gap regarding
sub-module concepts for MMCC STATCOM applications in unbalanced load
conditions.
The main contributions and achievements of this study are summarised
below;
1. A study was carried out to assess which sub-module and MMCC
configurations best suit STATCOM applications. These were based on
the metrics of footprint, cost, control complexity and redundancy. From
the assessment, it was established that the H-bridge sub-module is the
most feasible for STATCOM applications, followed by FC H-bridge sub-
modules when applied as a single star MMCC. The half bridge and FC
half bridge sub-modules were seen to offer the least benefits for
STATCOM applications along with the double star configurations.
2. A study was carried out to decide which pulse width modulation
techniques best suit the operation of the FC-MMCC for STATCOM
applications. This was based on the assessment of total harmonic
distortion, sub-module switch utilization, natural balancing of inner
flying capacitors and power losses. Two new modulation techniques of
carrier-swapped PWM along with phase disposed and PS-PWM, were
analysed under the four performance metrics. In comparison with the
other three schemes, the PS-PWM stands out as the best in terms of
natural balancing capability for the inner flying capacitors, total
210
harmonic distortion, and sub-module switch utilization, because the
bypass states of the FC-MMCC inner capacitors far exceed in number
their charge/discharge operating switch states. Also, among all the
PWM schemes investigated, the quarter cycle swapped carrier PWM
provides the lowest power losses because of its conduction and switch
transition periods.
3. One of the significant contributions of this research work is the
development of a novel space vector modulation technique, the
overlapping hexagon space vector modulation method. Unlike the
conventional multilevel SVM scheme, this uses either multiple two-level
or three-level hexagons which are overlapped with each other. By
dividing the MMCC into multiple voltage tiers, it performs switching
state selection and duty ratio calculation per hexagon and per tier in
the same ways as when controlling a two-level three-phase H-bridge
or a three-level FC converter. The method avoids complicated
procedures when using a single multilevel hexagon and offers flexibility
and simplicity for controlling an MMCC with any number of chained
modules. The simulation and experimental test show that the
overlapping hexagon SVM provides superior performance and is
applicable for all MMCC sub-modules.
4. For the FC-MMCC STATCOM, the author developed a method for
determining the rated value of the MMCC dc capacitor voltage through
phasor analysis and equations. This relationship highlighted the
influence of the filter size and cut-off frequencies on the rating of the
MMCC cluster dc voltage. An experimental closed loop system for
validating the use of FC-MMCC in reactive power compensation has
been developed, taking into consideration the choice of filter size,
voltage rating, and sub-module capacitors. The experimental and
simulation results agreed well.
5. Another important contribution of the work is the analysis and
quantification of the operating ranges of both single star and delta
configured MMCCs for unbalanced load compensation. For the star-
connected case, an analytical expression has been derived showing
clearly the relationship between the zero sequence voltage magnitude
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and the level of load unbalance expressed in terms of negative to
positive sequence current. This shows that the level of unbalanced
current the SSBC can compensate without overloading its phase
voltage is around 0.6. Likewise, for the delta connection, an expression
for the zero sequence current with respect to the level of load
unbalance has also been derived, and shows that io does not equal
infinity when kir=1 but rather has a finite value unlike for vo under SSBC
case. Test results confirm that the influence of a high load unbalance
kir=0.7 is completely compensated.
6. To extend the operating capabilities of both configurations, the
research further investigated the application of third harmonic injection
technique. Simulation and experiment confirmed that the third
harmonic injection can allow a significant operating range extension
and reduced zero sequence current magnitude by 7.69% and 16.6%
compared to the sinusoidal zero sequence voltage and current.
At the time of writing, five published conference papers have been derived
from the work based on Chapters 3, 5 and 6. Three journal publications
are under considerations based on Chapters 3, 4 and 6.
7.2 Future Recommendation
The current research can be extended in further research which as
suggested below;
1. Investigation in this research was for unbalanced load operation
using both fundamental and third harmonic zero sequence
components for inter-cluster voltage balancing control. The use of
square wave, third harmonic square wave and optimum injection
techniques for extending the capability of the SSBC may further
enhance the viability of this converter topology.
2. Proportional resonant controllers can be implemented for both inter-
cluster balancing and current control loops in order to reduce control
complexity.
3. The FC-MMCC can also be validated for active filtering and reactive
power compensation under unbalanced load conditions.
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4. The overlapping hexagon SVM can be further implemented on the
FC-MMCC experimental rig to give a detailed comparison with
MMCC H-bridge sub-modules.
5. The overlapping hexagon SVM can further be modified to
implement the FC-MMCC STATCOM for unbalanced load
compensation.
6. Finally, two inter-cluster voltage balancing methods using zero
sequence components and negative sequence currents can be
applied to both configurations of star and delta MMCC operating
under unbalanced voltage condition. The two inter-cluster voltage
balancing control methods can be validated experimentally on the
FC-MMCC rig under this condition.
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Appendix A
The unbalance voltage vectors are given as;
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Two rotating reference frames dq+1 and dq-1 having angular positions θ and –
θ are considered where θ=ωt occurs when the angle is perfectly detected by
the PLL. Equation (A.1) can be expressed in dq+1 and dq-1 frames as;
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Both equations clearly show that the AC terms in dq+1 and dq-1 axes result
from the DC terms in dq-1 and dq+1 axes respectively. These 2ω
transformation matrices are represented as;
    




 


tt
tt
TT
T
dqdq


2cos2sin
2sin2cos22 (A.4)
Therefore, (1.19) and (1.20) can be written as;
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The estimated values at the DDSRF outputs are;
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The block diagram of the DDSRF is shown below.
Block diagram of the DDSRF [93]
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Appendix B
B.1: IGBT and diode thermal characteristics
Device Thermal resistance K/W
IGBT
Junction to case RthJC 0.66
Case to heatsink RthCH 0.7
Diode
Junction to case RthJC 0.9
Case to heatsink RthCH 0.7
Heatsink RthH 2
B.2: PD-PWM IGBT and diode Conduction loss
Carrier
freque
ncy
(Hz)
Total IGBT conduction losses
(W)
Total Diode conduction losses
(W)
Modulation index (ma) Modulation index (ma)
0.6 0.7 0.8 0.9 0.6 0.7 0.8 0.9
750 15.52 20.83 26.29 31.82 6.05 6.48 6.40 5.91
1500 15.52 20.82 26.29 31.82 6.05 6.48 6.40 5.91
3000 15.52 20.82 26.28 31.82 6.05 6.48 6.40 5.91
B3: PD-PWM IGBT and diode switching loss
Carrier
frequenc
y (Hz)
Total IGBT switching losses
(W)
Total Diode switching losses
(W)
Modulation index (ma) Modulation index (ma)
0.6 0.7 0.8 0.9 0.6 0.7 0.8 0.9
750 0.050 0.058 0.065 0.070 0.014 0.016 0.02 0.018
1500 0.099 0.116 0.129 0.139 0.028 0.032 0.04 0.036
3000 0.2 0.232 0.258 0.276 0.057 0.064 0.07 0.072
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B4: PD-PWM Inner flying capacitor power losses
Carrier
frequency(Hz)
Flying
Capacitor
Modulation Index (ma)
0.6 0.7 0.8 0.9
750
Ca1 4.075 4.821 5.172 4.998
Ca2 4.049 4.821 5.163 4.956
Cb1 0.392 0.314 0.278 0.301
Cb2 0.389 0.302 0.280 0.257
1500
Ca1 4.050 4.818 5.152 4.970
Ca2 4.050 4.818 5.152 4.97
Cb1 0.391 0.313 0.273 0.288
Cb2 0.391 0.313 0.273 0.288
3000
Ca1 4.051 4.820 5.155 4.973
Ca2 4.051 4.820 5.155 4.973
Cb1 0.390 0.311 0.270 0.285
Cb2 0.390 0.311 0.270 0.285
B5: PD-PWM Total Losses
Carrier
frequency (Hz)
Modulation index (ma)
0.6 0.7 0.8 0.9
750 30.52 37.64 43.62 48.33
1500 30.58 37.71 43.70 48.41
3000 30.71 37.85 43.87 48.59
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B6: PD-PWM Sub-module Switch utilization
Carrier
frequency(Hz)
switches Modulation Index (ma)
0.6 0.7 0.8 0.9
750
Sa1 0.112 0.348 0.687 1.129
Sa2 1.310 1.663 1.988 2.306
Sa3 0.112 0.348 0.688 1.113
Sa4 1.296 1.651 1.990 2.310
1500
Sa1 0.112 0.347 0.688 1.131
Sa2 1.296 1.650 1.988 2.306
Sa3 0.112 0.349 0.689 1.120
Sa4 1.296 1.651 1.990 2.310
3000
Sa1 0.112 0.348 0.688 1.115
Sa2 1.296 1.650 1.988 2.306
Sa3 0.111 0.347 0.687 1.116
Sa4 1.296 1.651 1.990 2.311
B7: Quarter cycle rotation PWM IGBT and diode Conduction
loss
Carrier
frequen
cy (Hz)
Total IGBT conduction losses
(W)
Total Diode conduction losses
(W)
Modulation index (ma) Modulation index (ma)
0.6 0.7 0.8 0.9 0.6 0.7 0.8 0.9
750 12.48 16.85 21.82 27.30 5.34 5.87 6.04 5.79
1500 12.45 16.83 21.86 27.32 5.34 5.87 6.04 5.79
3000 12.45 16.83 21.83 27.32 5.34 5.87 6.04 5.80
231
B8: Carrier cycle rotation PWM Conduction loss
Carrier
freque
ncy
(Hz)
Total IGBT conduction losses (W) Total Diode conduction
losses (W)
Modulation index (ma) Modulation index (ma)
0.6 0.7 0.8 0.9 0.6 0.7 0.8 0.9
750 13.91 18.34 23.14 28.45 5.81 6.26 6.30 5.97
1500 13.95 18.47 23.34 28.66 5.81 6.29 6.38 6.02
3000 13.95 18.48 23.35 28.67 5.81 6.30 6.36 6.02
B9: Quarter cycle rotation PWM Switching loss
Carrier
frequency
(Hz)
Total IGBT switching losses
(W)
Total Diode switching losses
(W)
Modulation index (ma) Modulation index (ma)
0.6 0.7 0.8 0.9 0.6 0.7 0.8 0.9
750 0.046 0.055 0.054 0.062 0.012 0.015 0.014 0.015
1500 0.083 0.098 0.114 0.133 0.023 0.026 0.030 0.030
3000 0.160 0.188 0.220 0.255 0.044 0.051 0.059 0.067
B10: Carrier cycle rotation PWM Switching loss
Carrier
frequenc
y (Hz)
Total IGBT switching losses
(W)
Total Diode switching losses
(W)
Modulation index (ma) Modulation index (ma)
0.6 0.7 0.8 0.9 0.6 0.7 0.8 0.9
750 0.065 0.078 0.09 0.102 0.018 0.021 0.023 0.025
1500 0.133 0.156 0.179 0.206 0.037 0.042 0.047 0.053
3000 0.264 0.313 0.359 0.408 0.072 0.085 0.096 0.106
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B11: Quarter cycle rotation PWM Flying Capacitor losses
Carrier
frequency(Hz)
Flying
Capacitor
Modulation Index (ma)
0.6 0.7 0.8 0.9
750
Ca1 1.459 1.812 2.020 2.024
Ca2 1.462 1.812 2.014 2.017
Cb1 1.459 1.809 2.014 2.016
Cb2 1.461 1.816 2.020 2.025
1500
Ca1 1.460 1.810 2.019 2.019
Ca2 1.458 1.807 2.013 2.011
Cb1 1.462 1.814 2.021 2.019
Cb2 1.464 1.817 2.026 2.027
3000
Ca1 1.463 1.816 2.026 2.025
Ca2 1.461 1.812 2.020 2.017
Cb1 1.461 1.812 2.020 2.019
Cb2 1.463 1.815 2.026 2.027
B12: Carrier cycle rotation PWM Flying Capacitor losses
Carrier
frequency(Hz)
Flying
Capacitor
Modulation Index (ma)
0.6 0.7 0.8 0.9
750
Ca1 1.564 1.8879 2.0542 2.024
Ca2 1.567 1.9025 2.0533 1.9863
Cb1 1.561 1.8869 2.0517 2.0177
Cb2 1.564 1.8904 2.0519 2.0181
1500
Ca1 1.572 1.905 2.076 2.036
Ca2 1.572 1.906 2.076 2.036
Cb1 1.573 1.907 2.080 2.042
Cb2 1.573 1.907 2.080 2.042
Ca1 1.575 1.909 2.0824 2.043
Ca2 1.575 1.909 2.082 2.043
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3000
Cb1 1.575 1.910 2.083 2.045
Cb2 1.575 1.910 2.083 2.045
B13: Quarter cycle rotation PWM Total loss
Carrier
frequency (Hz)
Modulation index (ma)
0.6 0.7 0.8 0.9
750 23.72 30.04 35.99 41.25
1500 23.74 30.07 36.11 41.36
3000 23.84 30.19 36.25 41.53
B14: Carrier cycle rotation PWM Total loss
Carrier
frequency (Hz)
Modulation index (ma)
0.6 0.7 0.8 0.9
750 26.05 32.26 37.77 42.64
1500 26.22 32.58 38.23 43.10
3000 26.40 32.80 38.49 43.38
B15: Quarter fundamental cycle rotation method Sub-module
Switch utilization
Carrier
frequency(Hz)
switches Modulation Index (ma)
0.6 0.7 0.8 0.9
750
Sa1 0.518 0.680 0.976 1.328
Sa2 0.467 0.761 1.051 1.407
Sa3 1.067 1.370 1.691 2.021
Sa4 1.067 1.370 1.690 2.020
1500
Sa1 0.441 0.677 0.980 1.335
Sa2 0.508 0.755 1.060 1.415
Sa3 1.065 1.368 1.691 2.021
234
Sa4 1.065 1.368 1.690 2.019
3000
Sa1 0.440 0.678 0.980 1.337
Sa2 0.508 0.756 1.061 1.418
Sa3 1.065 1.367 1.690 2.020
Sa4 1.065 1.367 1.689 2.019
B16: Carrier cycle rotation method Sub-module Switch
utilization
Carrier
frequency(Hz)
switches Modulation Index (ma)
0.6 0.7 0.8 0.9
750
Sa1 0.567 0.82874 1.1065 1.4491
Sa2 0.545 0.8019 1.1001 1.4595
Sa3 1.181 1.4772 1.7771 2.0969
Sa4 1.181 1.4772 1.7771 2.0970
1500
Sa1 0.560 0.816 1.118 1.466
Sa2 0.560 0.815 1.116 1.465
Sa3 1.183 1.492 1.800 2.115
Sa4 1.183 1.492 1.800 2.115
3000
Sa1 0.561 0.817 1.119 1.469
Sa2 0.561 0.818 1.119 1.470
Sa3 1.183 1.492 1.800 2.115
Sa4 1.183 1.492 1.800 2.115
B17: Phase shifted PWM Conduction loss
Carrier
frequency
(Hz)
Total IGBT conduction losses
(W)
Total Diode conduction
losses (W)
Modulation index (ma) Modulation index (ma)
0.6 0.7 0.8 0.9 0.6 0.7 0.8 0.9
235
750 14.12 18.61 23.42 28.75 5.88 6.35 6.39 6.05
1500 14.12 18.62 23.44 28.75 5.89 6.35 6.40 6.05
3000 14.12 18.62 23.44 28.75 5.89 6.35 6.40 6.05
B18: Phase shifted PWM Switching loss
Carrier
frequency
(Hz)
Total IGBT switching losses
(W)
Total Diode switching losses
(W)
Modulation index (ma) Modulation index (ma)
0.6 0.7 0.8 0.9 0.6 0.7 0.8 0.9
750 0.179 0.209 0.242 0.274 0.049 0.056 0.064 0.071
1500 0.356 0.417 0.481 0.547 0.098 0.113 0.128 0.143
3000 0.712 0.833 0.961 1.093 0.197 0.227 0.257 0.286
B19: Phase shifted PWM Flying Capacitor losses
Carrier
frequency(Hz)
Flying
Capacitor
Modulation Index (ma)
0.6 0.7 0.8 0.9
750
Ca1 1.013 1.379 1.719 1.713
Ca2 1.013 1.379 1.700 1.753
Cb1 1.013 1.379 1.722 1.718
Cb2 1.013 1.379 1.705 1.751
1500
Ca1 1.014 1.380 1.712 1.737
Ca2 1.014 1.380 1.712 1.737
Cb1 1.014 1.380 1.711 1.733
Cb2 1.045 1.380 1.711 1.733
3000
Ca1 1.014 1.380 1.712 1.735
Ca2 1.014 1.380 1.712 1.735
Cb1 1.014 1.380 1.712 1.735
Cb2 1.014 1.380 1.712 1.735
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B20: Phase shifted PWM Total loss
Carrier
frequency (Hz)
Modulation index (ma)
0.6 0.7 0.8 0.9
750 24.28 30.74 36.96 42.06
1500 24.51 31.01 37.29 42.42
3000 24.97 31.55 37.90 43.11
B21: Phase shifted PWM Sub-module Switch utilization
Carrier
frequency(Hz
)
switches Modulation Index (ma)
0.6 0.7 0.8 0.9
750
Sa1 0.881 1.164 1.462 1.793
Sa2 0.882 1.164 1.465 1.794
Sa3 0.882 1.164 1.462 1.793
Sa4 0.881 1.164 1.465 1.794
1500
Sa1 0.883 1.164 1.466 1.796
Sa2 0.883 1.163 1.465 1.796
Sa3 0.883 1.163 1.466 1.796
Sa4 0.883 1.164 1.465 1.796
3000
Sa1 0.883 1.164 1.465 1.796
Sa2 0.883 1.163 1.465 1.796
Sa3 0.883 1.164 1.465 1.796
Sa4 0.883 1.164 1.465 1.796
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B22: Comparison of PWM Schemes
PWM
Schemes
Natural bal.
capability/voltage
deviation
Power
losses
THD
Sub-
module
switch
utilization
PS-PWM 4 3 4 4
Carrier
PWM
3 2 3 4
Quarter
PWM
2 4 2 2
PD-PWM 1 1 1 1
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Appendix C
C.1 Matlab Code for Case Study
thetai = 60:1:90;
thetai_rad = (thetai/180)*pi;
theta= (30/180)*pi;
Vpcc = 1;
Isreal =1*cos(-theta);
Isimag =1*sin(-theta);
Icimag = -Isimag;
Icreal = Icimag./tan(thetai_rad);
Icmag = sqrt(Icreal.^2+Icimag^2);
Zmag = 0.1;
for kc = 0.5 %limited to 10 max
thetaz = atan(kc);
thetaz_deg = (thetaz/pi)*180;
Vzmag = Icmag*Zmag;
thetavz= -thetai_rad+thetaz;
thetavz_deg = (thetavz/pi)*180;
b=Vzmag.*cos(thetavz);
Vdc1= sqrt(Vpcc.^2+2*Vpcc.*Vzmag.*cos(thetavz)+Vzmag.^2);
con_angle=
atan((Icmag.*Zmag.*sin(thetavz))/(1+Icmag.*Zmag.*sin(thetavz)));
con_angle_deg = (con_angle/pi)*180;
Rconv = (Vpcc.*Icmag.*sin(thetai_rad));
Pconv = (Vpcc.*Icmag.*cos(thetai_rad));
end
figure(1);
plot(thetai,Vdc1,thetai,Vdc2,thetai,Vdc3,thetai,Vdc4);
C.2 Matlab Code for Case Study Capacitor Voltage Ripple
thetai =60:0.1:90;
thetai_radian = (thetai/180)*pi;
angle_Vpp=0;
theta= (30/180)*pi;
Vpcc = 230;
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Isreal =10*cos(-theta);
Isimag =10*sin(-theta);
Icimag = -Isimag;
Icreal = Icimag./tan(thetai_radian);
Icmag = sqrt(Icreal.^2+Icimag^2);
% Icmag = 1;
for kc = 0.05 %limited to 10 max
w=2*pi*50;
thetaz = atan(kc);
kk=23;
Zmag = 0.1*kk;
Csm=0.25*1.12e-3;
Vzmag = Icmag*Zmag;
thetavz= -thetai_radian+thetaz;
thetavz_deg = (thetavz/pi)*180;
time=[];
con_ang=[];
Vsssi= [];
thetasss=[];
Rc= sqrt((Zmag.^2)./(1+ (kc)^2));
t0=0;
Lc=(kc*Rc)/w;
N=1;
Vdc= sqrt(Vpcc.^2+2*Vpcc.*Vzmag.*cos(thetavz)+Vzmag.^2);
Vc_i=0.85*Vdc;
con_angle= atan((Icmag.*Zmag.*sin(-
thetai_radian+thetaz))/(1+Icmag.*Zmag.*sin(-thetai_radian+thetaz)));
con_angledeg=(con_angle/pi)*180;
con_ang=[con_ang con_angle];
t=0.02;
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q= cos(con_angle - thetai_radian).*(t);
y=(1/(2*w)).*(sin(2*w*t +con_angle + thetai_radian ) - sin(con_angle +
thetai_radian));
r=(Vc_i.*Icmag)./Csm;
rr=r.*(q - y);
Vsm_i =sqrt((300).^2 + rr);
Vssm=Vsm_i./(300);
Vzz=-r.*(q - y);
time=[time t];
thetasss=[thetasss thetai];
Vsssi= [Vsssi Vssm];
end
figure(2);
plot(thetasss,Vsssi,thetasss,Vsssi1,thetasss,Vsssi2,thetasss,Vsssi3);
C.3 Clarke’s and Park’s Transformation
For three-phase symmetrical and balanced quantities like voltage v, having
magnitude V, frequency f, angular velocity ω=2πf and phase angle θ=0. When
defined in its stationary 3-phase abc reference frames:
)sin()(a   tVtv , )3
2sin()(   tVtvb , )3
2sin()(   tVtvc
Clarke’s transformation gives a representation of three-phase voltage vector
in a stationary two-dimensional (α-β) reference frame. The matrix
representation for the power invariant Clarke’s transformation is defined by
equations (C3.1)-(C3.3)
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 where (C3.1)
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
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2
1
2
1
3
2
 and (C3.2)
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





 cb VVV

2
3
2
3
3
2
 (C3.3)
The inverse matrix representation for the power invariant Clarke’s
transformation is shown as;
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2 (C3.4)
The
3
2 factor is a normalising factor that ensures the Clarke’s transformation
is a unit circle (i.e. 1.5 to 1 p.u.) and the square root
3
2
ensures that this is
kept when power is considered (power circle normalised to 1 pu)
PIVei
3
2
3
2
3
2..  .
The stationary α-β reference frame is further transformed into a d-q frame
rotating synchronous with a chosen reference frame at the angular frequency
 . The matrix for transforming α-β to d-q using the power invariant form of
Park’s transformation is given below as;
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q
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3
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(C3.5)
   sincos3
2 VVVd

 (C3.6)
   cossin3
2 VVVq  (C3.7)
twhere  
The inverse matrix for the power invariant Park’s transformation is given as;
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(C3.8)
Equation (C3.5) can further be simplified using (C3.1) having a direct abc to
d-q transformation as;
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(C3.9)
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Substituting (C1.10) into (C1.9) results in;
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(C3.11)
Figure below shows the stationary three-phase voltage and its
representations in α-β and d-q reference frames through Park’s and Clarke’s
Transformation.
Park’s and Clarke’s Transformation
Derivation of Decoupling Operator )( je
Park’s Transformation
Figure 2.3 shows a voltage vector in d-q reference frame. The phase angle θ 
is the displacement or phase shift between this voltage vector and the
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synchronous reference frame and based on the arrow indicated direction of
rotation it is a lagging phase angle. The voltage vector in α-β and d-q forms
could be written as complex quantities qd jVVandjVV   respectively.
Assuming unity magnitude we have
tVandtV   cossin 

then Park’s transformation matrix can be re-
written as;
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Neglecting the
3
2
normalising factor
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The park’s transformation can be expressed in term of an operator je
  )(  jVVoperatorjVV qd  (C3.14)
Solving for [operator] in (C1.14) yields;
 






j
qd
ej
tjttjt
tjt
tjt
jVV
jVV
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






sincos
)cos))(sincos()(sin(
cossin
)cos()sin(
(C3.15)
Therefore, the relationship between d-q and α-β can be expressed as;
)( 
 jVVejVV jqd  (C3.16)
C.4 Converter Voltage transformation from abc to d-q
The relationship between the converter STATCOM and PCC is defined as;
dt
di
LRiVV abcCffabcCabcCabcPCC
)(
)()()(  (C4.1)
Where Rf and Lf are the filtering resistance and inductance coupling the
converter to PCC.
Transforming from stationary abc into α-β reference frame, the voltage drop
across the filter is a function of the converter current. The voltage across the
filter can be calculated in α-β reference frame using conventional circuit theory
along with the equations for the drop across resistors and inductors as
function of the current flowing through them as;
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dt
di
LRiV CffCf
)(
)()(

  (C4.2)
Transforming from α-β voltage and current vectors into rotating d-q reference
frame vectors;
dt
ide
LeRiV
dt
ide
LRieVe
dqC
j
f
j
fdqCdqf
dqC
j
ffdqC
j
dqf
j
)(
)()(
)(
)()(


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

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


(C4.3)
The derivative term
dt
ide
Le dqC
j
f
j )(



can be simplified using product rule,
Recall
dt
dvu
dt
duvuv
dt
d
).( and t 
tjcdqtj
cdq ejdt
du
dt
di
dt
dveuivwhere     ,,, (C4.4)
dt
di
eiej
dt
ide Cdqtj
Cdq
tjCdq
tj


 

 (C4.5)
Substituting (C4.5) into (C4.3) gives;
Cdqf
Cdq
ffCdqCdq iLjdt
di
LRiV  . (C4.6)
The definition of voltage and current vectors are given as;
CqCdfdqfqfdfdq iiivvv  ; (C4.7)
The converter voltage is expressed in terms of both PCC voltage and voltage
drop across converter filter in d-q frame as;
Cdf
Cq
ffCqPCCqCq
Cqf
Cd
ffCdPCCdCd
iL
dt
di
LRiVV
iL
dt
di
LRiVV




.
.
(C4.8)
The equation above is used in calculating the appropriate inverter voltage to
generate the desired compensation currents.
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C.5: Unit power cell card PCB design and Manufactured PCB
[35]
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C.6: IGBT characteristics and Capacitor characteristics
Parameter Value
Maximum collector-emitter voltage CEV 600 V
Maximum DC collector current CI 30 A
Short-circuit collector )( SCCI 275 A
Short-circuit withstand time SCt 5 µs
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Collector-emitter saturation voltage )(satCEV 1.5 – 1.9 V
Gate-emitter threshold voltage )(ThGEV 4.1 – 5.7 V
Total turn-on time ont 44 – 50 ns
Total turn-off time offt 300 – 382 ns
Parameter Value
Capacitance 560 µF ± 20%
Maximum working voltage 400 VDC
Maximum surge voltage 450 VDC
Maximum RMS ripple current (120 Hz) 5.52A
Maximum RMS ripple current (10 kHz) 7.70 A
Lifetime 3000h
C.7: Gate Drive Circuit and Fibre Optic Transmitter, Receiver
Circuit Diagram [35]
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1
2
3
4
4
3
2
1
5
8
8
5
Data
Vcc
R1
4.7µF
IF
VF
+5V
0.1µF
Data
HFBR-1521Z
Transmitter
HFBR-2531Z
Receiver
HFBR-EUS100Z
Fibre Optic Cable
C.8: Voltage and Current Transducer Circuit [35]
C.9: Actel ProASIC FPGA board layout [35]
(a) Actel ProASIC III FPGA Chip for data processing
(b) Three Phillips LVC16245A bidirectional buffers
(c) One Phillips 74LVC245A bidirectional buffers
(d) 26 pin I/O Header connectors
(e) Fault monitor display LED
(f) 10-way programming connector for Flash Pro 4
(g) Burden resistors for A/D converter at ±5V voltage range
(h) 4-way header connector for Set/Reset Enable under faults
(i) 25-way D-Sub connector for input A/D signals
(j) 10 LTC 1407A-1 Analogue to Digital converters.
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Appendix D
D1:Zero sequence Component derivation
The three phase zero sequence active powers across each cluster of the
SSBC-MMCC based on (6.10) is expressed as;
 
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The three phase zero sequence active powers across each cluster of the
SDBC-MMCC based on (6.11) is expressed as;
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Both (D1.1) and (D1.2) are simplified as;
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(D1.3) and (D1.4) are transformed into α-β cluster power forms as;
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Likewise the zero sequence current is given by:
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The zero sequence voltage and current can then be expressed as:
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D2: Positive and Negative Sequence Decoupling Operator
Derivation
Park’s Transformation
Figure above shows a voltage vector in d-q reference frame. The phase angle
θ is the displacement or phase shift between this voltage vector and the 
synchronous reference frame and based on the arrow indicated direction of
rotation it is a lagging phase angle. The voltage vector in α-β and d-q forms
could be written as complex quantities qd jVVandjVV   respectively.
Assuming unity magnitude we have;
tVandtV 

cossin  

then Park’s transformation matrix for positive
sequence voltage components can be re-written as;
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Neglecting the
3
2
normalising factor
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The park’s transformation can be expressed in term of an operator je
  )(  
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(D2.3)
Solving for [operator] in (D.3) yields;
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Therefore, the relationship between positive sequence d-q and α-β can be
expressed as;
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This is only valid for positive sequence component of the d-q vector. The
negative sequence component of the d-q vector rotates in the opposite
direction to the positive sequence components. For this reason, the direction
of the park’s transformation must be reversed.
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The park’s transformation can be expressed in term of an operator je
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Solving for [operator] in (D.7) yields;
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Therefore, the relationship between negative sequence d-q and α-β can be
expressed as;
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D3: Converter Voltage transformation from abc to d-q
The relationship between the converter STATCOM and PCC is defined as;
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LRiVV abcCffabcCabcCabcPCC
)(
)()()(  (D3.1)
Where Rf and Lf are the filtering resistance and inductance coupling the
converter to PCC.
Transforming from stationary abc into α-β positive and negative sequence
reference frames, the voltage drop across the filter is a function of the
converter current. The voltage across the filter can be calculated in α-β
reference frame using conventional circuit theory along with the equations for
the drop across resistors and inductors as function of the current flowing
through them as;
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Transforming from α-β voltage and current vectors into rotating d-q reference
frame vectors;
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The derivative terms
dt
ide
Le dqC
j
f
j

)(

 and
dt
ide
Le dqC
j
f
j

 )(

 can be simplified
using product rule,
Recall
dt
dvu
dt
duvuv
dt
d
).( and t 
dt
di
eiej
dt
ide
ej
dt
du
dt
di
dt
dveuiv
Cdq
Cdq
Cdq
cdq
cdq
tjtj
tj
tjtj













therefore,
,,,sequencepositivefor
(D3.5)
dt
di
eiej
dt
ide
ej
dt
du
dt
di
dt
dveuiv
Cdq
Cdq
Cdq
cdq
cdq
tjtj
tj
tjtj












therefore,
,,,sequencenegativefor
(D3.6)
Substituting (D3.5) and (D3.6) into (D3.3) and (D3.4) respectively, gives;
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The definition of voltage and current vectors are given as;
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The converter voltage is expressed in terms of both PCC voltage and voltage
drop across converter filter in d-q frames as;
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The equation above is used in calculating the appropriate converter voltages
to generate the desired compensation currents.
D4:Zero sequence Component Simplification for Unbalanced
Load Analysis
The three phase zero sequence active powers across each cluster of the
SSBC and SDBC-MMCC are expressed as;
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The positive sequence PCC voltage phase angle is set as reference; therefore
φvp=0. Equation (D4.1) and (D4.2) are simplified as;
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(D4.3) and (D4.4) are transformed into α-β cluster power forms as;
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Assuming there are no losses in the converters, PCa= PCb = PCc PCab= PCbc =
PCca =0, (D4.5) and (D4.6) become;
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Putting (D4.7) into (D1.5) and (D4.8) into (D1.6);
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The zero sequence voltage and current magnitudes and phase angles are:
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